Matrix device, measurement method of characteristics thereof, and driving method thereof

ABSTRACT

To provide a measurement method of characteristics of an electrical element which causes variation in the luminance of pixels. In a device which includes components (pixels) arranged in a matrix and a wiring and where each component is can supply current to the wiring through an electrical element included in each component, the directions of current in N components capable of supplying current to the wiring are individually set and the current flowing through the wiring is measured N times. Here, the directions of the current flowing through the electrical elements can be changed. In the respective N measurements, combinations of the directions of current in the N components differ from one another. The amount of current flowing through each electrical element is calculated based on current obtained by the N measurements and the combinations of the directions of the current in the N measurements.

BACKGROUND OF THE INVENTION

1. Field of the Invention

This disclosure relates to a matrix device which performs processing such as display and detection using current flowing through an electrical element included therein.

2. Description of the Related Art

In an active matrix display device including a light-emitting element, each pixel is provided with a transistor (a driving transistor) for controlling the value of current supplied to the light-emitting element in accordance with an image signal, and variation in threshold voltage value of the transistor influences the luminance of the light-emitting element. In order to prevent the variation in threshold voltage value from influencing the luminance of the light-emitting element, Patent Document 1 discloses a display device in which characteristics of a driving transistor in each pixel are measured in advance and an image signal corrected in accordance with the measured characteristics is supplied to each pixel.

Specifically, when the potentials of driving transistors in pixels in a certain row are set to a specific value by which the transistors are operated in a saturation region, current flowing through the respective driving transistors is measured. Such operation is sequentially performed on the driving transistors in the pixels in all rows.

Note that not only display devices but all devices which include components arranged in a matrix (such as pixels) and perform processing such as display, measurement, detection, or arithmetic operation with current flowing through one or more electrical elements (e.g. transistors) existing in each component have a problem similar to the above.

REFERENCE Patent Document

-   [Patent Document 1] U.S. Pat. No. 7,088,052

SUMMARY OF THE INVENTION

A novel method for measuring the current characteristics of an electrical element in a matrix device, a novel device to which such a measurement method can be applied, a method for setting a device to which such a measurement method is applied, a manufacturing method thereof, and the like are provided.

As an example, in a device which includes components arranged in a matrix and a wiring and where each component can supply current to the wiring with an electrical element included in each component, the directions of current in N components capable of supplying current to the wiring are individually set and the current flowing through the wiring is measured N times. Here, the directions of the current flowing through the electrical elements can be changed. In the respective N measurements, combinations of the directions of current in the N components differ from one another. The amount of current (current value) flowing through each electrical element is calculated based on current obtained by the N measurements and the combinations of the directions of the current in the N measurements.

Alternatively, provided is a measurement method in which, in a device which includes components arranged in a matrix with N rows (N is an integer greater than or equal to 2) and a wiring, where each component can supply a current to the wiring using a corresponding one of electrical elements included in the components, and where the direction of the current can be changed, the directions of the currents in N components capable of supplying current to the wiring are set individually, the current flowing through the wiring is measured N times, and the amount of current supplied to the wiring by each of the components is obtained by calculating the amount of current flowing through electrical elements based on current I [1] to current I [N] obtained by the N measurements and combinations of the directions of the currents of the components in the N measurements. Combinations of the directions of the currents in the N components differ from one another in the respective N measurements, and the amount of current flowing through each of the electrical elements is calculated using polynomials of the current I [1] to the current I [N].

Alternatively, provided is a measurement method in which, in a device which includes components arranged in a matrix with N rows and M columns (N and M are each an integer greater than or equal to 2) and M wirings, one for each column, where each component can supply current to a corresponding one of the wirings through a corresponding electrical element included in each component, and where the directions of the currents can be changed, the currents flowing through the wirings are measured; the direction of a current in the component in a k-th row and an m-th column (k is an integer greater than or equal to 1 and less than or equal to N and m is an integer greater than or equal to 1 and less than or equal to N) in an n-th time (n is an integer greater than or equal to 1 and less than or equal to N) measurement is set to α[k]_(n) (α[k]_(n) is 1 or −1, where one of the direction in which current flows from the component to a corresponding one of the wirings and the direction in which current flows from the corresponding one of the wirings to the component is defined as 1, and the other is defined as −1); and the value of current which can be supplied to a corresponding one of the wirings by the component in the k-th row and the m-th column is determined based on the value of the k-th row and the m-th column in an N×M matrix which is obtained by a product of an inverse matrix of a square matrix A with N rows (note that in the square matrix A with N rows, an n-th row and a k-th column is α[k]n) and an N×M matrix I in which an n-th row and an m-th column is I[n, m] when current flowing through the wiring of the m-th column which is obtained by measurement is I[n, m]. Here, none of elements in the inverse matrix of the square matrix A with N rows is zero in some cases. The the elements of the inverse matrix of the square matrix A with N rows have a same amplitude in some cases. The square matrix A with N rows may be a Hadamard matrix. Alternatively, the square matrix A with N rows may be a circulant matrix. In this case, a circulant matrix in which N is a multiple of 4 and the sum of elements in an arbitrary row of the square matrix A with N rows is 2 or −2 may be used.

Alternatively, a matrix device set such that any of the above measurement methods can be performed is provided. The matrix device is a display device or a photodetector device. Alternatively, a driving method of a matrix device where input data or output data is corrected based on the current value of a component which is measured by any of the measurement methods is provided.

The reliability of measurement of the current value can be improved in any of the embodiments, and other effects can be derived from the description of the specification, the drawings, the claims, and the like.

BRIEF DESCRIPTION OF THE DRAWINGS

In the accompanying drawings:

FIGS. 1A to 1C are diagrams showing a structural example of a matrix device;

FIGS. 2A and 2B are diagrams each showing a structural example of a matrix device;

FIGS. 3A to 3C are diagrams showing a pixel circuit example and an operation example thereof;

FIG. 4 is a diagram showing a circuit example of a display pixel;

FIG. 5 is a diagram showing a circuit example of a display pixel;

FIG. 6 is a diagram showing a circuit example of a display pixel;

FIG. 7 is a diagram showing a circuit example of a display pixel;

FIG. 8 is a diagram showing a circuit example of a photodetector pixel;

FIG. 9 is a diagram showing a circuit example of a display pixel;

FIG. 10 is a diagram showing a circuit example of a pixel;

FIG. 11 is a diagram showing a structural example of a display device;

FIGS. 12A and 12B are cross-sectional views of transistors;

FIGS. 13A and 13B are cross-sectional views of transistors;

FIGS. 14A to 14C are a top view and cross-sectional views of a transistor;

FIGS. 15A to 15C are a top view and cross-sectional views of a transistor;

FIGS. 16A to 16C are a top view and cross-sectional views of a transistor;

FIGS. 17A and 17B are top views of transistors;

FIGS. 18A to 18D are a top view and cross-sectional views of a transistor;

FIGS. 19A to 19C are a top view and cross-sectional views of a transistor;

FIGS. 20A and 20B are cross-sectional views of a transistor;

FIGS. 21A and 21B each show a band diagram of the transistor.

FIG. 22 is a cross-sectional view of a display device;

FIG. 23 is a perspective view showing a display device; and

FIGS. 24A to 24F are diagrams showing electronic devices.

DETAILED DESCRIPTION OF THE INVENTION

Hereinafter, embodiments will be described in detail with reference to the accompanying drawings. Note that the embodiments are not limited to the following description, and it will be easily understood by those skilled in the art that various changes and modifications can be made without departing from the spirit and scope and that, for example, techniques of this disclosure can be combined with each other or with a technique not mentioned in this disclosure. One embodiment therefore should not be construed as being limited to the following description of the embodiments. In addition, in the following embodiments, the same portions or portions having similar functions are denoted by the same reference numerals in different drawings, and description thereof will not be repeated.

In the drawings, sizes, layer thicknesses, or regions are exaggerated for clarity in some cases. Therefore, embodiments are not limited to a given scale. Note that the drawings are schematic views showing ideal examples, and embodiments are not limited to shapes or values shown in the drawings. For example, the following can be included: variation in signal, voltage, or current due to noise or difference in timing.

In this specification and the like, a transistor is an electrical element having at least three terminals: a gate, a drain, and a source. The transistor includes a channel region between the drain (a drain terminal, a drain region, or a drain electrode) and the source (a source terminal, a source region, or a source electrode) and current can flow through the drain, the channel region, and the source. Here, since the source and the drain of the transistor change depending on the structure, the operating condition, and the like of the transistor, it is difficult to define which is a source or a drain. Thus, a portion that functions as a source or a portion that functions as a drain is not referred to as a source or a drain in some cases. In that case, one of the source and the drain might be referred to as a first electrode, and the other of the source and the drain might be referred to as a second electrode.

In addition, in this specification, “node” refers to any point on a wiring provided to connect electrical elements electrically.

Note that in this specification, ordinal numbers such as “first”, “second”, and “third” are used in order to avoid confusion among components, and thus do not limit the number of the components.

Note that the layout of circuit blocks in a drawing specifies the positional relationship for description. Thus, even when a drawing shows that different functions are achieved in different circuit blocks, an actual circuit or region may be configured so that the different functions are achieved in the same circuit block. The function of each circuit block in a drawing is specified for description. Thus, even when one circuit block is illustrated, an actual circuit or region may be configured so that processing which is illustrated as being performed in the one circuit block is performed in a plurality of circuit blocks.

Embodiment 1

FIG. 1A shows a matrix device with seven rows and eight columns. Here, a plurality of pixels 11 are arranged in a matrix. For example, the pixel in a seventh row and an eighth column is denoted as a pixel 11[7, 8]. Furthermore, a plurality of code signal lines Sig and a plurality of column signal lines CL are provided so as to intersect with each other. For example, a code signal line in a first row is denoted as a code signal line Sig[1], and a column signal line in a first column is denoted as a column signal line CL[1].

Each of the pixels 11 supplies current to the corresponding column signal line CL in accordance with a signal of the corresponding code signal line Sig. The code signal line Sig determines the direction of current supplied to the column signal line CL by the pixel 11. For example, as illustrated in FIG. 1B, the pixel 11[1,1] makes current α[1]i[1,1] flow in the direction denoted by an arrow. Here, when current flows in the direction illustrated in FIG. 1B, α[1] is 1, and when current flows in the direction reversed from the direction illustrated in FIG. 1B, α[1] is −1. The value “i[1,1]” is the specific current value of the pixel 11[1,1] and is not necessarily the same as the current values i of the other pixels. Note that a change over time in the current value i is considered negligible.

Here, as for the first column, as shown in FIG. 1C, the current I[1] flowing through the column signal line CL[1] is the sum of the current flowing through the pixel 11[1,1] to the pixel 11[7,1]. Note that signals of the code signal lines Sig are not necessarily the same. Note that here, current is not supplied to the column signal lines CL from a pixel other than pixels shown in the figure.

As for the current I[1 ]_(t−1) at time=1, the following formula is satisfied.

$\begin{matrix} {{I\lbrack 1\rbrack}_{t = 1} = {{{{\alpha\lbrack 1\rbrack}_{t = 1}{i\left\lbrack {1,1} \right\rbrack}} + {{\alpha\lbrack 2\rbrack}_{t = 1}{i\left\lbrack {2,1} \right\rbrack}} + \ldots + {{\alpha\lbrack 7\rbrack}_{t = 1}{i\left\lbrack {7,1} \right\rbrack}}} = {\sum\limits_{n = 1}^{7}\;{{\alpha\lbrack n\rbrack}_{t = 1}{i\left\lbrack {n,1} \right\rbrack}}}}} & \left\lbrack {{Formula}\mspace{14mu} 1} \right\rbrack \end{matrix}$

Similarly, as for the current I[1]_(t=2) at t=2, the following formula is satisfied.

$\begin{matrix} {{I\lbrack 1\rbrack}_{t = 2} = {{{{\alpha\lbrack 1\rbrack}_{t = 2}{i\left\lbrack {1,1} \right\rbrack}} + {{\alpha\lbrack 2\rbrack}_{t = 2}{i\left\lbrack {2,1} \right\rbrack}} + \ldots + {{\alpha\lbrack 7\rbrack}_{t = 2}{i\left\lbrack {7,1} \right\rbrack}}} = {\sum\limits_{n = 1}^{7}\;{{\alpha\lbrack n\rbrack}_{t = 2}{i\left\lbrack {n,1} \right\rbrack}}}}} & \left\lbrack {{Formula}\mspace{14mu} 2} \right\rbrack \end{matrix}$ In this manner, as for the current I[1]_(t−3) at t=3 to the current I[1]_(t−7) at t=7, equations are obtained.

Here, when the current I[1]_(t=1) to the current I[1]_(t=7) are measurable physical quantities and the current value i[1,1] to the current value i[7,1] are unknowns, these equations are simultaneous equations with seven unknowns. Accordingly, the current value i[1,1] to the current value i[7,1] can be calculated by solving the equations.

The equations are represented by the following formula.

$\begin{matrix} {\begin{pmatrix} {I\lbrack 1\rbrack}_{t = 1} \\ {I\lbrack 1\rbrack}_{t = 2} \\ {I\lbrack 1\rbrack}_{t = 3} \\ {I\lbrack 1\rbrack}_{t = 4} \\ {I\lbrack 1\rbrack}_{t = 5} \\ {I\lbrack 1\rbrack}_{t = 6} \\ {I\lbrack 1\rbrack}_{t = 7} \end{pmatrix} = {A\begin{pmatrix} {i\left\lbrack {1,1} \right\rbrack} \\ {i\left\lbrack {2,1} \right\rbrack} \\ {i\left\lbrack {3,1} \right\rbrack} \\ {i\left\lbrack {4,1} \right\rbrack} \\ {i\left\lbrack {5,1} \right\rbrack} \\ {i\left\lbrack {6,1} \right\rbrack} \\ {i\left\lbrack {7,1} \right\rbrack} \end{pmatrix}}} & \left\lbrack {{Formula}\mspace{14mu} 3} \right\rbrack \end{matrix}$ Here, A is expressed by the following formula.

$\begin{matrix} {A = \begin{pmatrix} {\alpha\lbrack 1\rbrack}_{t = 1} & {\alpha\lbrack 2\rbrack}_{t = 1} & {\alpha\lbrack 3\rbrack}_{t = 1} & {\alpha\lbrack 4\rbrack}_{t = 1} & {\alpha\lbrack 5\rbrack}_{t = 1} & {\alpha\lbrack 6\rbrack}_{t = 1} & {\alpha\lbrack 7\rbrack}_{t = 1} \\ {\alpha\lbrack 1\rbrack}_{t = 2} & {\alpha\lbrack 2\rbrack}_{t = 2} & {\alpha\lbrack 3\rbrack}_{t = 2} & {\alpha\lbrack 4\rbrack}_{t = 2} & {\alpha\lbrack 5\rbrack}_{t = 2} & {\alpha\lbrack 6\rbrack}_{t = 2} & {\alpha\lbrack 7\rbrack}_{t = 2} \\ {\alpha\lbrack 1\rbrack}_{t = 3} & {\alpha\lbrack 2\rbrack}_{t = 3} & {\alpha\lbrack 3\rbrack}_{t = 3} & {\alpha\lbrack 4\rbrack}_{t = 3} & {\alpha\lbrack 5\rbrack}_{t = 3} & {\alpha\lbrack 6\rbrack}_{t = 3} & {\alpha\lbrack 7\rbrack}_{t = 3} \\ {\alpha\lbrack 1\rbrack}_{t = 4} & {\alpha\lbrack 2\rbrack}_{t = 4} & {\alpha\lbrack 3\rbrack}_{t = 4} & {\alpha\lbrack 4\rbrack}_{t = 4} & {\alpha\lbrack 5\rbrack}_{t = 4} & {\alpha\lbrack 6\rbrack}_{t = 4} & {\alpha\lbrack 7\rbrack}_{t = 4} \\ {\alpha\lbrack 1\rbrack}_{t = 5} & {\alpha\lbrack 2\rbrack}_{t = 5} & {\alpha\lbrack 3\rbrack}_{t = 5} & {\alpha\lbrack 4\rbrack}_{t = 5} & {\alpha\lbrack 5\rbrack}_{t = 5} & {\alpha\lbrack 6\rbrack}_{t = 5} & {\alpha\lbrack 7\rbrack}_{t = 5} \\ {\alpha\lbrack 1\rbrack}_{t = 6} & {\alpha\lbrack 2\rbrack}_{t = 6} & {\alpha\lbrack 3\rbrack}_{t = 6} & {\alpha\lbrack 4\rbrack}_{t = 6} & {\alpha\lbrack 5\rbrack}_{t = 6} & {\alpha\lbrack 6\rbrack}_{t = 6} & {\alpha\lbrack 7\rbrack}_{t = 6} \\ {\alpha\lbrack 1\rbrack}_{t = 7} & {\alpha\lbrack 2\rbrack}_{t = 7} & {\alpha\lbrack 3\rbrack}_{t = 7} & {\alpha\lbrack 4\rbrack}_{t = 7} & {\alpha\lbrack 5\rbrack}_{t = 7} & {\alpha\lbrack 6\rbrack}_{t = 7} & {\alpha\lbrack 7\rbrack}_{t = 7} \end{pmatrix}} & \left\lbrack {{Formula}\mspace{14mu} 4} \right\rbrack \end{matrix}$

When an inverse matrix of A is A⁻¹, the following formula is satisfied.

$\begin{matrix} {\begin{pmatrix} {i\left\lbrack {1,1} \right\rbrack} \\ {i\left\lbrack {2,1} \right\rbrack} \\ {i\left\lbrack {3,1} \right\rbrack} \\ {i\left\lbrack {4,1} \right\rbrack} \\ {i\left\lbrack {5,1} \right\rbrack} \\ {i\left\lbrack {6,1} \right\rbrack} \\ {i\left\lbrack {7,1} \right\rbrack} \end{pmatrix} = {A^{- 1}\begin{pmatrix} {I\lbrack 1\rbrack}_{t = 1} \\ {I\lbrack 1\rbrack}_{t = 2} \\ {I\lbrack 1\rbrack}_{t = 3} \\ {I\lbrack 1\rbrack}_{t = 4} \\ {I\lbrack 1\rbrack}_{t = 5} \\ {I\lbrack 1\rbrack}_{t = 6} \\ {I\lbrack 1\rbrack}_{t = 7} \end{pmatrix}}} & \left\lbrack {{Formula}\mspace{14mu} 5} \right\rbrack \end{matrix}$

Although focus is placed on only the first column in the above description, current flowing through the other column signal lines can be measured at the same time. Accordingly, supposing that the matrix I and the matrix i are expressed by the following Formulae 6 and 7, respectively, Formula 8 is satisfied.

$\begin{matrix} {I = \begin{pmatrix} {I\lbrack 1\rbrack}_{t = 1} & {I\lbrack 2\rbrack}_{t = 1} & {I\lbrack 3\rbrack}_{t = 1} & {I\lbrack 4\rbrack}_{t = 1} & {I\lbrack 5\rbrack}_{t = 1} & {I\lbrack 6\rbrack}_{t = 1} & {I\lbrack 7\rbrack}_{t = 1} & {I\lbrack 8\rbrack}_{t = 1} \\ {I\lbrack 1\rbrack}_{t = 2} & {I\lbrack 2\rbrack}_{t = 2} & {I\lbrack 3\rbrack}_{t = 2} & {I\lbrack 4\rbrack}_{t = 2} & {I\lbrack 5\rbrack}_{t = 2} & {I\lbrack 6\rbrack}_{t = 2} & {I\lbrack 7\rbrack}_{t = 2} & {I\lbrack 8\rbrack}_{t = 2} \\ {I\lbrack 1\rbrack}_{t = 3} & {I\lbrack 2\rbrack}_{t = 3} & {I\lbrack 3\rbrack}_{t = 3} & {I\lbrack 4\rbrack}_{t = 3} & {I\lbrack 5\rbrack}_{t = 3} & {I\lbrack 6\rbrack}_{t = 3} & {I\lbrack 7\rbrack}_{t = 3} & {I\lbrack 8\rbrack}_{t = 3} \\ {I\lbrack 1\rbrack}_{t = 4} & {I\lbrack 2\rbrack}_{t = 4} & {I\lbrack 3\rbrack}_{t = 4} & {I\lbrack 4\rbrack}_{t = 4} & {I\lbrack 5\rbrack}_{t = 4} & {I\lbrack 6\rbrack}_{t = 4} & {I\lbrack 7\rbrack}_{t = 4} & {I\lbrack 8\rbrack}_{t = 4} \\ {I\lbrack 1\rbrack}_{t = 5} & {I\lbrack 2\rbrack}_{t = 5} & {I\lbrack 3\rbrack}_{t = 5} & {I\lbrack 4\rbrack}_{t = 5} & {I\lbrack 5\rbrack}_{t = 5} & {I\lbrack 6\rbrack}_{t = 5} & {I\lbrack 7\rbrack}_{t = 5} & {I\lbrack 8\rbrack}_{t = 5} \\ {I\lbrack 1\rbrack}_{t = 6} & {I\lbrack 2\rbrack}_{t = 6} & {I\lbrack 3\rbrack}_{t = 6} & {I\lbrack 4\rbrack}_{t = 6} & {I\lbrack 5\rbrack}_{t = 6} & {I\lbrack 6\rbrack}_{t = 6} & {I\lbrack 7\rbrack}_{t = 6} & {I\lbrack 8\rbrack}_{t = 6} \\ {I\lbrack 1\rbrack}_{t = 7} & {I\lbrack 2\rbrack}_{t = 7} & {I\lbrack 3\rbrack}_{t = 7} & {I\lbrack 4\rbrack}_{t = 7} & {I\lbrack 5\rbrack}_{t = 7} & {I\lbrack 6\rbrack}_{t = 7} & {I\lbrack 7\rbrack}_{t = 7} & {I\lbrack 8\rbrack}_{t = 7} \end{pmatrix}} & \left\lbrack {{Formula}\mspace{14mu} 6} \right\rbrack \\ {\iota = \begin{pmatrix} {i\left\lbrack {1,1} \right\rbrack} & {i\left\lbrack {1,2} \right\rbrack} & {i\left\lbrack {1,3} \right\rbrack} & {i\left\lbrack {1,4} \right\rbrack} & {i\left\lbrack {1,5} \right\rbrack} & {i\left\lbrack {1,6} \right\rbrack} & {i\left\lbrack {1,7} \right\rbrack} & {i\left\lbrack {1,8} \right\rbrack} \\ {i\left\lbrack {2,1} \right\rbrack} & {i\left\lbrack {2,2} \right\rbrack} & {i\left\lbrack {2,3} \right\rbrack} & {i\left\lbrack {2,4} \right\rbrack} & {i\left\lbrack {2,5} \right\rbrack} & {i\left\lbrack {2,6} \right\rbrack} & {i\left\lbrack {2,7} \right\rbrack} & {i\left\lbrack {2,8} \right\rbrack} \\ {i\left\lbrack {3,1} \right\rbrack} & {i\left\lbrack {3,2} \right\rbrack} & {i\left\lbrack {3,3} \right\rbrack} & {i\left\lbrack {3,4} \right\rbrack} & {i\left\lbrack {3,5} \right\rbrack} & {i\left\lbrack {3,6} \right\rbrack} & {i\left\lbrack {3,7} \right\rbrack} & {i\left\lbrack {3,8} \right\rbrack} \\ {i\left\lbrack {4,1} \right\rbrack} & {i\left\lbrack {4,2} \right\rbrack} & {i\left\lbrack {4,3} \right\rbrack} & {i\left\lbrack {4,4} \right\rbrack} & {i\left\lbrack {4,5} \right\rbrack} & {i\left\lbrack {4,6} \right\rbrack} & {i\left\lbrack {4,7} \right\rbrack} & {i\left\lbrack {4,8} \right\rbrack} \\ {i\left\lbrack {5,1} \right\rbrack} & {i\left\lbrack {5,2} \right\rbrack} & {i\left\lbrack {5,3} \right\rbrack} & {i\left\lbrack {5,4} \right\rbrack} & {i\left\lbrack {5,5} \right\rbrack} & {i\left\lbrack {5,6} \right\rbrack} & {i\left\lbrack {5,7} \right\rbrack} & {i\left\lbrack {5,8} \right\rbrack} \\ {i\left\lbrack {6,1} \right\rbrack} & {i\left\lbrack {6,2} \right\rbrack} & {i\left\lbrack {6,3} \right\rbrack} & {i\left\lbrack {6,4} \right\rbrack} & {i\left\lbrack {6,5} \right\rbrack} & {i\left\lbrack {6,6} \right\rbrack} & {i\left\lbrack {6,7} \right\rbrack} & {i\left\lbrack {6,8} \right\rbrack} \\ {i\left\lbrack {7,1} \right\rbrack} & {i\left\lbrack {7,2} \right\rbrack} & {i\left\lbrack {7,3} \right\rbrack} & {i\left\lbrack {7,4} \right\rbrack} & {i\left\lbrack {7,5} \right\rbrack} & {i\left\lbrack {7,6} \right\rbrack} & {i\left\lbrack {7,7} \right\rbrack} & {i\left\lbrack {7,8} \right\rbrack} \end{pmatrix}} & \left\lbrack {{Formula}\mspace{14mu} 7} \right\rbrack \\ {I = {A\;\iota}} & \left\lbrack {{Formula}\mspace{14mu} 8} \right\rbrack \end{matrix}$ Thus, the following Formula 9 is obtained. t=A ⁻¹ I   [Formula 9] That is, the current value i[n,m] can be expressed as a polynomial of the current I[m]_(t−n). Here, n is an integer less than or equal to 7, and m is an integer less than or equal to 8.

Although the above description relates to a matrix device with seven rows and eight columns, it can also be applied to a matrix device with an arbitrary scale. That is, in a matrix device with N rows and M columns, a matrix A is a square matrix with N rows and a matrix I and a matrix i are each a matrix with N rows and M columns.

Note that A may be a special matrix in which A⁻¹ is a multiple of A, for example. For example, a Hadamard matrix satisfies this condition, and an inverse matrix H⁻¹ of a Hadamard matrix H with N rows is 1/N of H. Note that in the case of using a Hadamard matrix as the matrix A, all elements in a first row and a first column are the same, and the sum of elements in the other rows and the other columns is 0.

Note that a coefficient of the matrix (1/N in the case of the inverse matrix H⁻¹ the Hadamard matrix II) is not important and, in practice, may be changed for convenience in calculation. For example, the coefficient 1/N of the inverse matrix H⁻¹ the Hadamard matrix H may be considered as one. With such operation, the above polynomial (the formula for calculating the current value i[n,m]) is the addition and subtraction of current I[m]_(t=n), leading to a significant reduction in calculation amount.

In general, a Hadamard matrix is a square matrix with rows of a multiple of 4 and thus is difficult to apply as it is to a square matrix with seven rows such as the matrix A derived from the matrix device with seven rows shown in FIG. 1A.

In this case, for example, the matrix device in FIG. 1A is divided into the first row to the fourth row and the fourth row to the seventh row, on each of which measurement similar to the above is performed. In this case, the fourth row is subjected to the measurement twice, and thus two results are obtained. Any of the two results may be employed, or the average value may be used as the result. Furthermore, it is necessary that current be not supplied to the column signal lines CL from the pixels 11 in the fifth row to the seventh row in a period during which measurement of characteristics of the first row to the fourth row is performed.

Alternatively, for example, the measurement may be performed as follows: as a first measurement, the first row to the fourth row are measured; as a second measurement, the second row to the fifth row are measured; as a third measurement, the third row to the sixth row are measured; as a fourth measurement, the fourth row to the seventh row are measured; as a fifth measurement, the first row and the fifth row to the seventh row are measured; as a sixth measurement, the first row, the second row, the sixth row and the seventh row are measured; and as a seventh measurement, the first row to the third row and the seventh row are measured. In this case, the measurement is performed on each row four times. The average value of the respective results may be used.

Further alternatively, a virtual row with the pixels 11 whose current values i are 0 may be added and calculation may be performed. Since it is a virtual row (a virtual pixel), the code signal line Sig does not exist and thus does not transmit a signal practically. As the current value is 0, whatever a signal of the code signal line Sig is, current is not supplied to the column signal line CL. For example, when the matrix device has seven rows and the matrix A is a square matrix with eight rows, one virtual row is added, measurement is performed, and calculation is performed with obtained current I and the A⁻¹. Similarly, when the matrix device has six rows, two virtual rows are added. Although the current values i of the pixels 11 in the virtual rows should be ideally 0 in this case, a numerical value other than 0 is obtained by calculation due to measurement error in some cases.

Here, in terms of the following, at least two of elements in each row in the A⁻¹ are required not to be zero. For example, a Hadamard matrix is preferable because no elements in an inverse matrix thereof are 0. In contrast, examples of a matrix in which elements excluding one element in each row are 0 include an identity matrix (all elements other than diagonal elements are 0). For example, when A is an identity matrix, A⁻¹ is also an identity matrix. Accordingly, the following formula is satisfied. i[1,1]=I[1]_(t=1)   [Formula 10] Note that in the case where A is an identity matrix, a conventional method in which current is measured row by row is employed. Here, although the current I[1]_(t=1) can be measured, the measurement result includes a measurement error, a noise, and the like. In the conventional method, the adverse effects of a noise is considerable, and it cannot be determined whether or not the measurement result has an abnormal value due to an incidental noise by only one measurement, and accordingly the measurement is required to be performed plural times. For example, in a matrix device with seven rows, the measurement is performed once on each row, and thus the measurement is required to be performed seven times, and furthermore, such measurement is repeated plural times.

In the case where the current value i[1,1] is represented by a polynomial containing the current I[1]_(t−1) to the current I[1]_(t−7), even when an abnormal value is included in any of the current I[1]_(t=1) to the current I[1]_(t=7), it is canceled by the other values, and thus the desired current value i[1,1] is less likely to be an abnormal value. This is because the current I[1]_(t=1) to the current I[1]_(t=7) are measured at different times (with temporal dispersion) and thus it is less likely for two or more of the current I[1]_(t=1) to the current I[1]_(t=7) to each include an abnormal value than for only one of the currents.

A specific example is described below. First, a circulant matrix where only one of elements in each row in the matrix A is −1 and the others are 1 is considered. This matrix is hereinafter called a first matrix. That is, supposing that the matrix A is expressed by Formula 11 an inverse matrix thereof is represented by Formula 12.

$\begin{matrix} {A = \begin{pmatrix} {- 1} & 1 & 1 & 1 & 1 & 1 & 1 \\ 1 & {- 1} & 1 & 1 & 1 & 1 & 1 \\ 1 & 1 & {- 1} & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & {- 1} & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & {- 1} & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 & {- 1} & 1 \\ 1 & 1 & 1 & 1 & 1 & 1 & {- 1} \end{pmatrix}} & \left\lbrack {{Formula}\mspace{14mu} 11} \right\rbrack \\ {A^{- 1} = {\frac{1}{10}\begin{pmatrix} {- 4} & 1 & 1 & 1 & 1 & 1 & 1 \\ 1 & {- 4} & 1 & 1 & 1 & 1 & 1 \\ 1 & 1 & {- 4} & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & {- 4} & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & {- 4} & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 & {- 4} & 1 \\ 1 & 1 & 1 & 1 & 1 & 1 & {- 4} \end{pmatrix}}} & \left\lbrack {{Formula}\mspace{14mu} 12} \right\rbrack \end{matrix}$

Next, a circulant matrix in which only two successive elements are −1 and the other elements are 1 in each row in the matrix A is considered. This circulant matrix is hereinafter called a second matrix. That is, supposing that the matrix A is expressed by Formula 13, an inverse matrix thereof is represented by Formula 14.

$\begin{matrix} {A = \begin{pmatrix} {- 1} & {- 1} & 1 & 1 & 1 & 1 & 1 \\ 1 & {- 1} & {- 1} & 1 & 1 & 1 & 1 \\ 1 & 1 & {- 1} & {- 1} & 1 & 1 & 1 \\ 1 & 1 & 1 & {- 1} & {- 1} & 1 & 1 \\ 1 & 1 & 1 & 1 & {- 1} & {- 1} & 1 \\ 1 & 1 & 1 & 1 & 1 & {- 1} & {- 1} \\ {- 1} & 1 & 1 & 1 & 1 & 1 & {- 1} \end{pmatrix}} & \left\lbrack {{Formula}\mspace{14mu} 13} \right\rbrack \\ {A^{- 1} = {\frac{1}{6}\begin{pmatrix} {- 1} & 2 & {- 1} & 2 & {- 1} & 2 & {- 1} \\ {- 1} & {- 1} & 2 & {- 1} & 2 & {- 1} & 2 \\ 2 & {- 1} & {- 1} & 2 & {- 1} & 2 & {- 1} \\ {- 1} & 2 & {- 1} & {- 1} & 2 & {- 1} & 2 \\ 2 & {- 1} & 2 & {- 1} & {- 1} & 2 & {- 1} \\ {- 1} & 2 & {- 1} & 2 & {- 1} & {- 1} & 2 \\ 2 & {- 1} & 2 & {- 1} & 2 & {- 1} & {- 1} \end{pmatrix}}} & \left\lbrack {{Formula}\mspace{14mu} 14} \right\rbrack \end{matrix}$

Here, in each of the first matrix and the second matrix, the sums of elements in rows are equal (five in the first matrix, and three in the second matrix). Therefore, it is probable that the amounts of the current I[1]_(t=1) t to the current I[1]_(t=7) are approximately the same when the current value i[1,1] to the current value i[7,1] are approximately the same (e.g., a ratio between the maximum value and the minimum value is less than or equal to 1.1). Specifically, it is probable that the amount of each of the current I[1]_(t=1) to the current I[1]_(t=7) is approximately five times as large as the average of the current value i[1,1] to the current value i[7,1] in the first matrix, and that the amount of each of the current I[1]_(t=1) to the current I[1]_(t=7) is approximately three times as large as the average of the current value i[1,1] to the current value i[7,1] in the second matrix.

For example, when attention is focused on the current value i[1,1], Formula 15 and Formula 16 hold in the first matrix and the second matrix, respectively.

$\begin{matrix} {{i\left\lbrack {1,1} \right\rbrack} = {\frac{1}{10}\left( {{{- 4}{I\lbrack 1\rbrack}_{t = 1}} + {I\lbrack 1\rbrack}_{t = 2} + {I\lbrack 1\rbrack}_{t = 3} + {I\lbrack 1\rbrack}_{t = 4} + {I\lbrack 1\rbrack}_{t = 5} + {I\lbrack 1\rbrack}_{t = 6} + {I\lbrack 1\rbrack}_{t = 7}} \right)}} & \left\lbrack {{Formula}\mspace{14mu} 15} \right\rbrack \\ {{i\left\lbrack {1,1} \right\rbrack} = {\frac{1}{6}\left( {{- {I\lbrack 1\rbrack}_{t = 1}} + {2{I\lbrack 1\rbrack}_{t = 2}} - {I\lbrack 1\rbrack}_{t = 3} + {2{I\lbrack 1\rbrack}_{t = 4}} - {I\lbrack 1\rbrack}_{t = 5} + {2{I\lbrack 1\rbrack}_{t = 6}} - {I\lbrack 1\rbrack}_{t = 7}} \right)}} & \left\lbrack {{Formula}\mspace{14mu} 16} \right\rbrack \end{matrix}$

Here, the amplitudes of terms in these polynomials are considered. In the first matrix, the ratio of the largest to the smallest of the amplitudes of the terms is approximately 4 to 1. In the second matrix, the amplitude of a term with the largest amplitude is approximately twice as large as the amplitude of a term with the smallest amplitude. In this case, the contribution degree of the term having the largest amplitude to the current value i[1,1] using the second matrix is less than that in the case of the first matrix, and therefore, it can be concluded that the reliability of the current value i[1,1] using the second matrix is higher than that of the current value i[1,1] using the first matrix. Note that it is easily understood that the same conclusion can be drawn even when the rows in the first matrix (or the second matrix) are replaced with each other (replacing the rows means only changing the order of the simultaneous equations with multiple unknowns; therefore, their solutions do not change).

It is a feature of a circulant matrix that the sums of elements in rows are equal.

Thus, when a circulant matrix is used in which the amplitudes of elements in an inverse matrix thereof are all equal, the contribution degree of the respective terms can be made equal. Examples of such a matrix include a circulant matrix which is a square matrix with an eight rows and in which three elements are −1 and all of the others are 1 in each row, as described below. This circulant matrix is hereinafter called a third matrix.

$\begin{matrix} {A = \begin{pmatrix} {- 1} & {- 1} & {- 1} & 1 & 1 & 1 & 1 & 1 \\ 1 & {- 1} & {- 1} & {- 1} & 1 & 1 & 1 & 1 \\ 1 & 1 & {- 1} & {- 1} & {- 1} & 1 & 1 & 1 \\ 1 & 1 & 1 & {- 1} & {- 1} & {- 1} & 1 & 1 \\ 1 & 1 & 1 & 1 & {- 1} & {- 1} & {- 1} & 1 \\ 1 & 1 & 1 & 1 & 1 & {- 1} & {- 1} & {- 1} \\ {- 1} & 1 & 1 & 1 & 1 & 1 & {- 1} & {- 1} \\ {- 1} & {- 1} & 1 & 1 & 1 & 1 & 1 & {- 1} \end{pmatrix}} & \left\lbrack {{Formula}\mspace{14mu} 17} \right\rbrack \end{matrix}$

An inverse matrix of this matrix is expressed by Formula 18.

$\begin{matrix} {A^{- 1} = {\frac{1}{4}\begin{pmatrix} {- 1} & 1 & 1 & {- 1} & 1 & 1 & {- 1} & 1 \\ 1 & {- 1} & 1 & 1 & {- 1} & 1 & 1 & {- 1} \\ {- 1} & 1 & {- 1} & 1 & 1 & {- 1} & 1 & 1 \\ 1 & {- 1} & 1 & {- 1} & 1 & 1 & {- 1} & 1 \\ 1 & 1 & {- 1} & 1 & {- 1} & 1 & 1 & {- 1} \\ {- 1} & 1 & 1 & {- 1} & 1 & {- 1} & 1 & 1 \\ 1 & {- 1} & 1 & 1 & {- 1} & 1 & {- 1} & 1 \\ 1 & 1 & {- 1} & 1 & 1 & {- 1} & 1 & {- 1} \end{pmatrix}}} & \left\lbrack {{Formula}\mspace{14mu} 18} \right\rbrack \end{matrix}$ In Formula 18, the amplitudes of the elements are all equal.

Note that as in the case of a Hadamard matrix described above, the coefficient ¼ of the inverse matrix may be considered as one. As a result, as in the case of a Hadamard matrix, the polynomial obtained from the inverse matrix is the addition and subtraction of current I[m]_(t−n), leading to a significant reduction in calculation amount.

Note that a matrix similar to the above is not limited thereto. In general, the amplitudes of elements are equal in an inverse matrix of a circulant matrix which is a square matrix with 4N rows (N is an integer) and where elements are 1 or −1 and the sum of elements in each row is 2 or −2. The coefficient of the inverse matrix is ¼. The third matrix described above corresponds to the case where N=2.

It is considered that, when the matrix A is a circulant matrix, the amounts of the current I[1]_(t=1) to the current I[1]_(t=7) are approximately the same as described above. This means that current flowing through the column signal line CL can be measured with approximately the same errors.

In measuring a physical quantity (e.g., current), an error (a resolution) depends on the absolute value of a physical quantity to be measured. For example, when a measurement error of current of 1 mA is 1 μA, a measurement error of current of 10 mA is rarely 1 μA. In general, a measurement error is proportional to the physical property of a measurement target, and thus, a measurement error of current of 10 mA is approximately 10 μA. That is, it is difficult to perform measurement in a wide range with the same precision.

In the case where the current value i[1,1] is expressed by a polynomial containing the current I[1]_(t=1) to the current I[1]_(t=7) as described above, when a measurement error of the current I[1]_(t−1) to the current I[1]_(t−6) is 1 μA and a measurement error of the current I[1]_(t=7) is 10 μA, an error of the polynomial is approximately 10 μA.

Therefore, it is preferable that values to be measured be approximately the same in order to maintain measurement precision. Since current flowing through the column signal line CL can be approximately the same, measurement conditions are preferably set such that the matrix A is a circulant matrix.

The smaller amounts of the current I[1]_(t=1) to the current I[1]_(t=7) means the higher measurement precision. Accordingly, as to the sum of the elements in each row in the matrix A, 0 is the most preferable and 1 is the second most preferable.

Thus, the current value i[1,1] to the current value i[7,8] can be expressed as polynomials. In general, these values can be obtained by substituting numerical values (the current I[1]_(t=1) to the current I[8]_(t=7) or the elements in the A⁻¹) into these polynomials. However, in the case where the matrix A is the third matrix, special arithmetic operation as described below can reduce calculation amount.

For example, the case of obtaining current values i[1,m] to i[8,m] (m is an integer greater than or equal to 1 and less than or equal to 9) in a matrix device with eight rows and nine columns is considered. From an inverse matrix of the third matrix, Formula 19 is obtained.

$\begin{matrix} {{{i\left\lbrack {2,m} \right\rbrack} = {{\frac{1}{2}{I\lbrack m\rbrack}_{t = 3}} + {\frac{1}{2}{I\lbrack m\rbrack}_{t = 6}} - {i\left\lbrack {1,m} \right\rbrack}}},{{i\left\lbrack {3,m} \right\rbrack} = {{\frac{1}{2}{I\lbrack m\rbrack}_{t = 4}} + {\frac{1}{2}{I\lbrack m\rbrack}_{t = 7}} - {i\left\lbrack {2,m} \right\rbrack}}},{{i\left\lbrack {4,m} \right\rbrack} = {{\frac{1}{2}{I\lbrack m\rbrack}_{t = 5}} + {\frac{1}{2}{I\lbrack m\rbrack}_{t = 8}} - {i\left\lbrack {3,m} \right\rbrack}}},{{i\left\lbrack {5,m} \right\rbrack} = {{\frac{1}{2}{I\lbrack m\rbrack}_{t = 6}} + {\frac{1}{2}{I\lbrack m\rbrack}_{t = 1}} - {i\left\lbrack {4,m} \right\rbrack}}},{{i\left\lbrack {6,m} \right\rbrack} = {{\frac{1}{2}{I\lbrack m\rbrack}_{t = 7}} + {\frac{1}{2}{I\lbrack m\rbrack}_{t = 2}} - {i\left\lbrack {5,m} \right\rbrack}}},{{i\left\lbrack {7,m} \right\rbrack} = {{\frac{1}{2}{I\lbrack m\rbrack}_{t = 8}} + {\frac{1}{2}{I\lbrack m\rbrack}_{t = 3}} - {i\left\lbrack {6,m} \right\rbrack}}},{{i\left\lbrack {8,m} \right\rbrack} = {{\frac{1}{2}{I\lbrack m\rbrack}_{t = 1}} + {\frac{1}{2}{I\lbrack m\rbrack}_{t = 4}} - {i\left\lbrack {7,m} \right\rbrack}}}} & \left\lbrack {{Formula}\mspace{14mu} 19} \right\rbrack \end{matrix}$ For example, the current value i[2,m] can be obtained if the current value i[1,m] is obtained, and the obtained current value i[2,m] can be used to obtain i[3,m]. Hence, the current values i[1,m] to i[7,m] can be obtained such that only the current value i[1,m] is obtained first by substituting numerical values (the current I[1]_(t=1) to the current I[8]_(t=7) and elements of A⁻¹) into the polynomial, and the other current values are obtained by sequentially using the obtained result.

In a method of substituting a numerical value into a polynomial, as the number of rows in the matrix device is larger, a more enormous quantity of calculations are needed (if the number of rows is increased twofold, the number of terms increased fourfold, and accordingly, the amount of required calculation is increased fourfold or more). In contrast, in a method of sequential calculation with obtained results, the calculation amount is almost proportional to the number of rows, and thus the larger number of rows is more advantageous.

The matrix device may have a structure in which signals are directly input from a code signal driver 12 to the code signal lines Sig as illustrated in FIG. 2A, or a structure in which a signal from the code signal driver 12 is input to the code signal line Sig selected by a demultiplexer 13 and the signal is input to the code signal line Sig as illustrated in FIG. 2B. In FIG. 2B, one of the 128 code signal lines Sig is selected.

As described above, since the amount of required arithmetic operations is largely increased when the number of rows in the matrix device is increased, it is preferable that the matrix device be divided into a plurality of parts and measurement be performed on the plurality of parts. For example, since the matrix device shown in FIG. 2A has 1024 rows, eight rows such as 1st to 8th rows, 9th to 16th rows, or 17th to 24th rows are measured at a time. For example, when the pixels 11 in the first row to the eighth row are measured, current is not supplied from the pixels 11 in the ninth row to the 1024^(th) row to the column signal line CL. Accordingly, the direction of current supplied to the column signal line CL[1] from the pixels 11 is required to be controlled by signals of the code signal lines Sig, and in addition, whether or not current is supplied is required to be controlled.

In a device illustrated in FIG. 2B, no current is required to be supplied to the column signal line CL[1] from the pixels 11 with any signals of the code signal lines Sig when they are not selected by the demultiplexer 13.

In the code signal driver 12 shown in FIG. 2B, a plurality of terminals may each have a function of outputting a signal depending on the matrix A. For example, the matrix A has eight rows, eight kinds of signals are output to eight terminals [1] to [8] in accordance with a reference signal such as a clock signal. For example, in the case where the matrix device has 1024 rows, each of these eight signals is output by a corresponding 7-bit demultiplexer 13 to any of the corresponding 128 code signal lines Sig.

Note that all elements in a first row of a Hadamard matrix are the same. Accordingly, in the case where a Hadamard matrix is used as the matrix A, one terminal of the code signal driver 12 may output the same signal constantly during measurement of the current values.

In the case where a circulant matrix is used as the matrix A, the code signal driver 12 may include a shift register which can select two rows (in the case of a second matrix), three rows (in the case of a third matrix), or four or more rows at the same time.

The code signal line Sig may be either a single wiring or a plurality of wirings. For example, one code signal line Sig may be composed of two wirings.

FIG. 3A shows an example of a circuit of the pixel 11[1,1]. The pixel 11[1,1] includes a transistor 14, a potential supply circuit 15, a capacitor 16, a switch 17, a switch 18, a switch 19, and a switch 20. The capacitor 16 is provided between a source of the transistor 14 and a gate of the transistor 14. Each of the switches 17 to 20 may be composed of one transistor, a circuit including a plurality of transistors, or the like. Although an n-channel transistor is shown as the transistor 14, a p-channel transistor may be used. In the case of using a p-channel transistor, the source of the transistor 14 and a drain of the transistor 14 are interchanged unlike in the case of using an n-channel transistor, and accordingly, the position of the capacitor 16 is changed.

Here, the gate of the transistor 14 is supplied with a potential from the potential supply circuit 15. The potential supply circuit 15 may have a function of bringing the gate into an electrically floating state (an electrically isolated state) after supplying the potential to the gate. As the capacitor 16 having sufficiently large capacitance is provided between the gate and the source of the transistor 14, the potential of the gate of the transistor 14 is changed in accordance with the potential of the source, and thus the potential between the gate and the source is almost constant. Note that a structure in which the potential of the potential supply circuit 15 is changed in accordance with the potential of the source of the transistor 14, and a difference in potential between the source of the transistor 14 and the potential supply circuit 15 is almost constant may be employed.

The source of the transistor 14 can be connected to a node to which a potential VL is supplied through the switch 17, and the drain of the transistor 14 can be connected to a node to which a potential VH is supplied through the switch 19. The potential of the column signal line CL[1] is V0. Note that VL<V0<VH.

In the pixel 11[1,1] shown in FIG. 3A, the switch 17 and the switch 18 are operated in conjunction with each other, and the switch 19 and the switch 20 are operated in conjunction with each other. It is assumed that although all the switches 17 to 20 can be off simultaneously, all of them cannot be on simultaneously.

In order to make such operation possible, the code signal line Sig is preferably composed of a wiring for controlling operation of the switches 17 and 18 and a wiring for controlling operation of the switches 19 and 20.

For example, when the switches 17 and 18 are on and the switches 19 and 20 are off, as shown in FIG. 3B, current having the current value i[1,1] can flow from the column signal line CL[1] to the pixel 11[1,1]. That is, α[1]=1 is satisfied.

Here, the potential of the gate of the transistor 14 is V1, and the potential of the source of the transistor 14 is VL, and thus a potential difference between the gate and the source is V1−VL. For example, in order to operate the transistor 14 in a saturation region, the potential difference between the gate and the source is set to be smaller than a potential difference V0−VL between the drain and the source.

When the switches 17 and 18 are off and the switches 19 and 20 are on, as shown in FIG. 3C, the current having the current value i[1,1] can flow from the pixel 11[1,1] to the column signal line CL[1]. That is, α[1]=−1 is satisfied.

At this time, the potential of the source of the transistor 14 is increased from VL to V0, and thus the potential of the gate of the transistor 14 is also increased by the same degree to be V1+V0−VL. Accordingly, the potential difference between the gate and the source is V1−VL as in the case of FIG. 3B.

Also in this case, the transistor 14 may be set so as to operate in the saturation region. That is, the potential difference V1−VL between the gate and the source of the transistor 14 is set to be smaller than the potential difference VH−V0 between the drain and the source.

Note that in the cases of FIGS. 3B and 3C, when the transistor 14 is operated in the saturation region, the value of current flowing between the drain and the source ideally depends on only the potential difference between the gate and the source and does not depend on the potential difference between the drain and the source. Note that although the transistor 14 may be operated in a region other than the saturation region, in this case, the amount of current need not be changed depending on the direction of the current (depending on the potential difference between the drain and the source). Specifically, V0−VL=VH−V0, that is, VH+VL=2V0 is preferably satisfied.

Thus, with signals for controlling the switches 17/18 and the switches 19/20 in the pixel 11[1,1], the pixel 11[1,1] can supply current to the column signal line CL[1], and the direction of the current can be changed.

Note that since the value of current flowing between the drain and the source of the transistor 14 depends on the potential difference between the gate and the source as described above, the potential difference between the gate and the source may be changed and measurement similar to the above may be performed.

Specific examples of the circuit are described below. FIG. 4 shows an example of a display pixel that is used in a display device where light-emitting elements (light-emitting diodes) provided in respective pixels are arranged in a matrix. A display pixel 21[1,1] in the first row and the first column in the display device includes a selection transistor 22, a capacitor 23, a driving transistor 24, a transistor 25, a transistor 26, a transistor 27, a transistor 28, and a light-emitting element 29. Here, the capacitor 23, the driving transistor 24, and the switches 25 to 28 correspond to the capacitor 16, the transistor 14, and the switches 17 to 20 in FIG. 3A, respectively.

Here, the transistor 25, the transistor 26, the transistor 27, and the transistor 28 are controlled with a signal line SigAa[1], a signal line SigAb[1], a signal line SigBa[1], and a signal line SigBb[1], respectively. Accordingly, the signal lines SigAa[1] to SigBb[1] can be collectively regarded as the code signal line Sig[1].

The selection transistor 22 is controlled by a row selection line SL[1]. The selection transistor 22 in an on state has a function of supplying a potential of the data line DL[1] to a gate of the driving transistor 24, and the selection transistor 22 in an off state has a function of holding the potential. Therefore, the selection transistor 22 corresponds to the potential supply circuit 17 in FIG. 3A.

As a method for measuring current flowing between a drain and a source of the driving transistor 24, the method described with reference to FIGS. 3A to 3C may be used. Note that since the display pixel 21[1,1] includes the light-emitting element 29, when current flowing through the driving transistor 24 is measured, the current needs to be prevented from flowing through the light-emitting element 29. Specifically, when the transistors 27 and 28 are on, current which does not flow through the driving transistor 24 may flow from the column signal line CL[1] to the light-emitting element 29.

This can be prevented by (1) providing another switch to prevent such current, (2) setting the potential of the column signal line CL[1] to an appropriate value, or (3) setting the potential of the cathode of the light-emitting element 29 to an appropriate value.

With regard to (1), for example, there is a method in which a switch such as a transistor is provided between a node that connects one electrode of the capacitor 23 to the source of the driving transistor 24 and the anode of the light-emitting element 29. As another method, a switch such as a transistor is provided on the cathode side of the light-emitting element 29. The switch is off in measuring current flowing through the driving transistor 24.

With regard to (2), for example, the potential of the column signal line CL[1] is set so that the potential difference between the anode and the cathode of the light-emitting element 29 is smaller than the threshold voltage value of the light-emitting element 29. With regard to (3), the potential of the cathode of the light-emitting element 29 is set so that the potential difference between the anode and the cathode of the light-emitting element 29 is smaller than the threshold voltage value of the light-emitting element 29 or a reverse bias is applied.

In the case of using the display pixel 21[1,1] for display, any of the column signal line CL[1] and a node maintained at the potential VH (a node on a drain side of the transistor 27) can be used as a wiring for supplying current. In the case of the former, the transistor 26 is turned on, and the transistors 25, 27, and 28 are turned off. In the case of the latter, the transistor 27 is turned on, and the transistors 25, 26, and 28 are turned off.

In either case, the potential of the wiring for supplying current (the column signal line CL[1] or the node maintained at the potential VH) is set such that a potential difference between an anode and a cathode of the light-emitting element 29 is higher than the threshold voltage value of the light-emitting element 29.

Although the transistors are not operated in conjunction with each other when used for display and current measurement in some cases, for example, the transistors 27 and 28 may be designed to be operated in conjunction with each other at all times in the case of using the column signal line CL[1] as the wiring for supplying current, and the transistors 25 and 26 may be designed to be operated in conjunction with each other when used for current measurement and designed not to be operated in conjunction with each other when used for display. Such an example is shown in FIG. 5. Here, the transistors 27 and 28 are controlled by a signal line SigB[1]. As a result, the number of wirings can be reduced by one per row as compared to the case of FIG. 4.

Similarly, the transistors 25 and 26 may be designed to be operated in conjunction with each other at all times in the case of using the node maintained at the potential VH as the wiring for supplying current, and the transistors 27 and 28 may be designed to be operated in conjunction with each other when used for current measurement and designed not to be operated in conjunction with each other when used for display. Such an example is shown in FIG. 6. Here, the transistors 25 and 26 are controlled by a signal line SigA[1].

Note that in the case of using the node maintained at the potential VH as the wiring for supplying current, the column signal line CL[1] is used only when current is measured. In contrast, a data line DL[1] is not used when current is measured. Accordingly, one wiring can serve as both the column signal line CL[1] and the data line DL[1]. An example thereof is shown in FIG. 7.

An example of operation in the case of calculating the current value i of the driving transistor 24 in the display pixel 21[1,1] in FIG. 4 is described. First, a selection transistor 22 is turned on. At this time, the transistor 25 is also turned on. The transistor 26 may be also turned on. Note that although the potential of the column signal line CL[1] is V0, even when display is performed in the display pixel 21[1,1], the potential of the column signal line CL[1] may be V0.

Before the selection transistor 22 is turned off, the potential of the data line DL[1] is set to a first potential. After that, the selection transistor 22 is turned off. Operation similar to the above is repeated in the other rows, and the potentials of the gates of all the driving transistors 24 in the display pixels 21 of current measurement targets are set to the first potential. Here, before and after the selection transistor 22 is turned off, the potential of the gate of the driving transistor 24 is not changed.

After that, the potentials of the signal lines SigAa[1], SigAb[1], SigBa[1], and SigBb[1] are set in accordance with the direction of current flowing through the driving transistor 24. They are set also in the other rows at the same time. For example, a pattern in a second row of a Hadamard matrix is obtained. Then, the current I flowing through the column signal line CL is measured every column.

Next, the potentials of the signal lines SigAa, SigAb, SigBa, and SigBb are set in accordance with patterns of the other directions of current flowing through the driving transistors 24 (e.g. a pattern in a third row of a Hadamard matrix), and at this time, the current I flowing through the column signal lines CL is measured every column. The current values i of the driving transistors 24 in the respective display pixels 21[1,1] are calculated with the current I measured by repetition of such operation. The calculation method is as described above.

Operation similar to the above is performed also in the case of calculation of the current values when the potentials of the gates of the driving transistors 24 are different from the first potential.

FIG. 8 shows an example of a photodetector pixel that is used in an image sensor including photodetector elements (e.g., photodiodes) arranged in a matrix. A photodetector pixel 31[1,1] in the first row and the first column of the image sensor includes a reset transistor 32, a capacitor 33, an amplifier transistor 34, a transistor 35, a transistor 36, a transistor 37, a transistor 38, and a photodetector element 39. The photodetector pixel 31[1,1] shown in FIG. 8 may be provided with another electrical element. For example, a switch such as a transistor may be provided between a gate of the amplifier transistor 34 and a cathode of the photodetector element 39 so that the cathode of the photodetector element 39 and the gate of the amplifier transistor 34 can be connected to each other with the switch as necessary.

Here, the capacitor 33, the amplifier transistor 34, and the transistors 35 to 38 correspond to the capacitor 23, the driving transistor 24, and the transistors 25 to 28 in FIG. 4, respectively. The reset transistor 32 and the photodetector element 39 have a function of supplying and holding a potential necessary for the gate of the amplifier transistor 34. Therefore, the reset transistor 32 and the photodetector element 39 correspond to the potential supply circuit 15 in FIG. 3A.

A method for changing the direction of a current flowing in the amplifier transistor 34 using the transistor 35 to 38 is as described with reference to FIGS. 3A to 3C. Note that in the case of measuring a current value between a drain and a source of the amplifier transistor 34 to measure characteristics of the amplifier transistor 34, the measurement may be performed while the potential necessary for the gate of the amplifier transistor 34 is held using the reset transistor 32 in an environment where the photodetector element 39 is not irradiated with light.

Note that the transistors 35 and 36 are controlled by the signal line SigA[1], and the transistors 37 and 38 are controlled by the signal line SigB[1]. Accordingly, the signal line SigA[1] and the signal line SigB[1] can be collectively regarded as the code signal line Sig[1].

Note that in the case where light intensity is measured with the photodetector pixel 31[1,1], the transistors 37 and 38 are turned off. Note that the photodetector pixel 31 is selected by turning on the transistors 35 and 36. Therefore, a configuration may be employed in which, in addition to a signal from the code signal driver, a signal from a driver (a row selection driver) for selecting a row can be input to the signal line SigA.

In the photodetector pixel 31, data for correcting variation in the characteristics of the amplifier transistor 34 can be obtained by measuring current flowing through photodetector pixels 31 in a plurality of rows from the column signal line CL[1]. Furthermore, output of the photodetector element 39 itself can be obtained. In this case, the values of currents flowing in the amplifier transistors 34 (the values depend on output of the photodetector 39) are obtained with high accuracy as described above. Consequently, image data (imaging data) with little noise can be obtained.

FIG. 9 shows another example of a display pixel that is used in a display device where light-emitting elements provided in respective pixels are arranged in a matrix. In the display pixel 21[1,1] shown in FIG. 4, design is made so that the code signal line Sig[1] is parallel to the row selection line SL[1]. Alternatively, as shown in FIG. 9, design may be made so that the code signal line Sig[1] crosses the row selection line SL[1]. In this case, design needs to be made so that the code signal line Sig[1] crosses the column signal line CL[1], and thus design is made so that the column signal line CL[1] is parallel to the row selection line SL[1]. Such a modification is possible because the column signal line CL[1] is used in any of the case where it serves as a wiring for supplying current and the case where current is measured and thus does not relate to row selection at the time of data input. Furthermore, modifications similar to those shown in FIGS. 5 to 7 are possible depending on a supply source of current in display.

In the configuration shown in FIG. 9, the code signal driver in FIGS. 2A and 2B and a driver (a data driver) for inputting a signal to the data line can be provided on the same side. As a result, for example, a width of a periphery of a pair of opposite sides where the code signal driver 12 is not provided (a width of a bezel) in the display device can be narrowed.

Note that all elements in a first row of a Hadamard matrix are the same. Thus, in the case where a Hadamard matrix is used as the matrix A, a circuit in a pixel in a specific row (a row corresponding to the first row in a Hadamard matrix) may be designed accordingly.

FIG. 10 shows an example thereof A pixel 11H[1,1] in a first row and a first column and a pixel 11H[2,1] in the first row and a second column are shown in FIG. 10. Here, the first row corresponds to the first row of a Hadamard matrix. Although the circuit configuration of the pixel 11H[2,1] is the same as that of the pixel 11[1,1] in FIG. 3A, many switches are omitted for simplification in the pixel 11H[1,1]. That is, the switches 18 to 20, wirings accompanied with them, and the like are not provided.

This is because the direction of current supplied to the column signal line CL[1] does not need to be inverted in the pixel 11H[1,1]. In the pixel 11H[1,1], current flows in the direction from the column signal line CL[1] to the pixel 11H[1,1].

Note that although the switch 18 is omitted in this example, the switch 18 may be left and the switch 17 may be omitted. For example, as shown in FIG. 8, in the photodetector pixel 31, the transistor 35 and the transistor 36 (corresponding to the switch 17 and the switch 18, respectively) are used for row selection at the time of detection of light intensity. In the case where only one current path is used, only one of the transistor 35 and the transistor 36 may be provided.

Although the row including the pixel 11H[1,1] corresponds to the first row of a Hadamard matrix in the above example, it is needless to say that the setting may be performed arbitrarily. For example, in the case that measurement is performed on a first row, a 129^(th) row, a 257^(th) row, a 385^(th) row, a 513^(th) row, a 641^(st) row, a 769^(th) row, and a 897^(th) row in a matrix device with 1024 rows, using a Hadamard matrix with eight rows as the matrix A, the 257^(th) row may correspond to the first row of the Hadamard matrix, and a circuit in the row of the matrix device may be a simplified circuit described above.

Note that as the scale of a Hadamard matrix is smaller, pixels each including a simplified circuit such as the pixel 11H[1,1] can be provided with higher density. For example, a pixel including a simplified circuit can be provided in one row per eight rows in the case of using a Hadamard matrix with eight rows, in one row per four rows in the case of using a Hadamard matrix with four rows, and in one row per two rows in the case of using a Hadamard matrix with two rows. In contrast, as the scale of a Hadamard matrix becomes larger, the measurement precision becomes higher, which is proportional to the square root of the number of rows. The number of the rows of a Hadamard matrix is, for example, preferably 16 to 64.

Embodiment 2

<Specific Structure Example of Display Device>

An example of a structure of a display device is described. FIG. 11 is a block diagram illustrating a structure of a display device 50. Although the block diagram shows circuit blocks classified according to their functions in independent circuit blocks, it may be practically difficult to completely separate the circuit blocks according to their functions and, in some cases, one circuit block may be involved in a plurality of functions.

The display device 50 illustrated in FIG. 11 includes a panel 55 including a plurality of display pixels 21 in a display portion 54, a controller 56, a CPU 53, an image processing circuit 52, an image memory 57, a memory 58, and a monitor circuit 51. Furthermore, the panel 55 includes a column driver 59 and a row driver 60.

The CPU 53 has a function of decoding an instruction input from the outside or an instruction stored in a memory provided in the CPU 53 and executing the instruction by controlling the overall operations of various circuits included in the display device 50.

The monitor circuit 51 determines the current values of driving transistors included in the respective display pixels by any of the methods described in Embodiment 1. The memory 58 has a function of storing the current values.

The image memory 57 has a function of storing image data 61 which is input to the display device 50. Note that although just one image memory 57 is provided in the display device 50 in FIG. 11, a plurality of image memories 57 may be provided in the display device 50. For example, in the case where the display portion 54 displays a full-color image with the use of three pieces of image data 61 corresponding to hues such as red, blue, and green, the image memory 57 corresponding to each of the pieces of image data 61 may be provided.

As the image memory 57, for example, a memory circuit such as a dynamic random access memory (DRAM) or a static random access memory (SRAM) can be used. Alternatively, a video RAM (VRAM) may be used as the image memory 57.

The image processing circuit 52 has functions of writing and reading the image data 61 to and from the image memory 57 in response to an instruction from the CPU 53 and generating an image signal IMG from the image data 61. In addition, the image processing circuit 52 has a function of reading the data stored in the memory 58 in response to an instruction from the CPU 53 and correcting the image signal IMG using the data.

The controller 56 has a function of processing the image signal IMG which is input to the controller 56, in accordance with the specification of the panel 55 and then supplying the image signal IMG to the panel 55.

The row driver 60 has a function of selecting the display pixel 21 included in the display portion 54 row by row. The column driver 59 has a function of supplying the image signal IMG supplied from the controller 56 to the display pixel 21 in a row selected by the row driver 60. In addition, any of the column driver 59 and the row driver 60 outputs an output signal to the code signal line Sig. The other of the column driver 59 and the row driver 60 has a function of measuring a current value of the column signal line CL or a function of transferring a signal of the column signal line CL to another circuit for measurement of a current value.

Note that the controller 56 has a function of supplying a variety of driving signals used for driving the column driver 59, the row driver 60, and the like, to the panel 55. The driving signal includes a start pulse signal SSP, a clock signal SCK, and a latch signal LP for controlling operation of the column driver 59, a start pulse signal GSP and a clock signal GCK for controlling operation of the row driver 60, and the like.

Note that the display device 50 may include an input device having a function of supplying data or an instruction to the CPU 53 included in the display device 50. As the input device, a keyboard, a pointing device, a touch panel, a sensor, or the like can be used.

<Structural Example of Electrical Element>

Next, the specific structural example of electrical elements included in the display pixel 21 is described. Note that for a circuit diagram of the display pixel, refer to FIG. 4, FIG. 5, FIG. 6, FIG. 7, and FIG. 9.

The potential of a pixel electrode of the light-emitting element 29 is controlled by the image signal IMG which is input to the display pixel 21. The luminance of the light-emitting element 29 is determined by a potential difference between the pixel electrode and a common electrode. For example, in the case where an OLED (an organic light-emitting diode) is used as the light-emitting element 29, one of the anode and the cathode serves as the pixel electrode and the other thereof serves as the common electrode. FIG. 4 illustrates a configuration of the display pixel 21 in which the anode of the light-emitting element 29 is used as the pixel electrode and the cathode of the light-emitting element 29 is used as the common electrode.

The selection transistor 22 has a function of controlling conduction between the data line DL and the gate of the driving transistor 24. One of a pair of electrodes of the capacitor 23 is electrically connected to the gate of the driving transistor 24, and the other thereof is electrically connected to the anode of the light-emitting element 29. The switching of the selection transistor 22 is performed in accordance with the potential of the row selection line SL electrically connected to a gate of the selection transistor 22.

In these transistors and the other transistor included in the display pixel 21, an oxide semiconductor or an amorphous, microcrystalline, polycrystalline, or single crystal semiconductor can be used. As a material of such a semiconductor, silicon, germanium, and the like can be given. When the selection transistor 22 includes an oxide semiconductor in a channel formation region, the off-state current of the selection transistor 22 can be extremely low. Furthermore, when the selection transistor 22 having the above-described structure is used in the display pixel 21, leakage of electric charge accumulated in the gate of the driving transistor 24 can be prevented effectively as compared with the case where a transistor including a normal semiconductor such as silicon or germanium is used as the selection transistor 22. Therefore, an error at the time of performing measurement by any of the methods described in Embodiment 1 can be made small.

Accordingly, for example, in the case where image signals IMG each having the same image data are written to the display portion 54 for some consecutive frame periods as in the case of displaying a still image, display of an image can be maintained even when driving frequency is low, in other words, the number of operations of writing image signals IMG to the display portion 54 for a certain period is reduced. For example, a purified oxide semiconductor in which impurities serving as electron donors (donors), such as moisture or hydrogen, are reduced and oxygen vacancies are reduced is used for a semiconductor film of the selection transistor 22, whereby the interval between the operations of writing image signals IMG can be set to 10 seconds or longer, preferably 30 seconds or longer, or further preferably one minute or longer. As the interval between the operations of writing image signals IMG increases, power consumption can be further reduced.

In addition, since the potential of the image signal IMG can be held for a longer period, the quality of an image to be displayed can be prevented from being lowered even when the capacitor 23 for holding the potential of the gate of the driving transistor 24 is not provided in the display pixel 21.

The transistors each have the gate on at least one side of a semiconductor film; alternatively, the transistors may each have a pair of gates with a semiconductor film provided therebetween.

The transistors in FIG. 4 are all n-channel transistors. When the transistors in the display pixel 21 have the same channel type, it is possible to omit some of steps for fabricating the transistors, for example, a step of adding an impurity element imparting one conductivity type to the semiconductor film. Note that in the display device, not all the transistors in the display pixel 21 are necessarily n-channel transistors.

<Structure Example 1 of Transistor>

As examples of the transistor included in the display device, top-gate transistors are illustrated in FIGS. 12A and 12B and 17A and 17B.

FIGS. 17A and 17B are top views of a transistor 100B provided in a driver circuit and a transistor 100A provided in the display portion 54, and FIGS. 12A and 12B are cross-sectional views of the transistor 100B and the transistor 100A. FIG. 17A is the top view of the transistor 100B, and FIG. 17B is the top view of the transistor 100A. FIG. 12A is the cross-sectional view taken along dashed-dotted line X1-X2 in FIG. 17A and dashed-dotted line X3-X4 in FIG. 17B. FIG. 12B is the cross-sectional view taken along dashed-dotted line Y1-Y2 in FIG. 17A and dashed-dotted line Y3-Y4 in FIG. 17B. Moreover, FIG. 12A is the cross-sectional view of the transistor 100A and the transistor 100B each in the channel length direction. FIG. 12B is the cross-sectional view of the transistor 100A and the transistor 100B each in the channel width direction.

In a manner similar to those of the transistor 100A and the transistor 100B, some components are not illustrated in some cases in top views of transistors described below. Furthermore, the directions of the dashed-dotted line X1-X2 and the dashed-dotted line X3-X4 may be called a channel length direction, and the direction of the dashed-dotted line Y1-Y2 and the dashed-dotted line Y3-Y4 may be called a channel width direction.

The transistor 100A illustrated in FIGS. 12A and 12B includes an oxide semiconductor film 112 over an insulating film 111 formed over a substrate 101, conductive films 114 and 116 and an insulating film 117 which are in contact with the oxide semiconductor film 112, and a conductive film 118 overlapping with the oxide semiconductor film 112 with the insulating film 117 provided therebetween. Note that an insulating film 120 is provided over the transistor 100A.

The transistor 100B illustrated in FIGS. 12A and 12B includes an oxide semiconductor film 103 over the insulating film 111 formed over the substrate 101, conductive films 104 and 105 and an insulating film 106 which are in contact with the oxide semiconductor film 103, and a conductive film 107 overlapping with the oxide semiconductor film 103 with the insulating film 106 provided therebetween. Note that the insulating film 120 is provided over the transistor 100B.

The transistor 100B includes the conductive film 102 overlapping with the oxide semiconductor film 103 with the insulating film 111 provided therebetween. In other words, the conductive film 102 functions as a gate electrode. The transistor 100B is a dual-gate transistor. The other structures are the same as those of the transistor 100A and the effect similar to that in the case of the transistor 100A can be obtained.

The threshold voltage value of the transistor 100B can be controlled by applying different potentials to the conductive film 102 and the conductive film 107. On the other hand, as illustrated in FIG. 12B, by applying the same potentials to the conductive film 102 and the conductive film 107, an on-state current can be increased, variations in the initial characteristics can be reduced, and degradation of the transistor 100B due to the GBT stress test and a change in the rising voltage of the on-state current at different drain voltages can be suppressed.

In the display device, the structure of a transistor in the column driver 59/the row driver 60 differs from that in the display portion 54. The transistor included in the column driver 59/the row driver 60 is a dual-gate transistor. That is, the transistor included in the column driver 59/the row driver 60 has a higher on-state current than that included in the display portion 54.

In addition, the transistor in the column driver 59/the row driver 60 and the transistor in the display portion 54 may have different channel lengths.

Typically, the channel length of the transistor 100B included in the column driver 59/the row driver 60 can be set to be less than 2.5 μm, or greater than or equal to 1.45 μm and less than or equal to 2.2 μm. On the other hand, the channel length of the transistor 100A included in the display portion 54 can be set to be greater than or equal to 2.5 μm, or greater than or equal to 2.5 μm and less than or equal to 20 μm.

When the channel length of the transistor 100B included in the column driver 59/the row driver 60 is set to be less than 2.5 μm, or preferably greater than or equal to 1.45 μm and less than or equal to 2.2 μm, the on-state current can be increased as compared with the transistor 100A included in the display portion 54. Consequently, the column driver 59/the row driver 60 can operate at high speed.

Regions of the oxide semiconductor film 112 not overlapping with the conductive films 114 and 116 and the conductive film 118 each include an element which forms an oxygen vacancy. In addition, regions of the oxide semiconductor film 103 not overlapping with the conductive films 104 and 105 and the conductive film 107 each include an element which forms an oxygen vacancy. The element which forms oxygen vacancy is described below as an impurity element. Typical examples of an impurity element are hydrogen, a rare gas element, and the like. Typical examples of a rare gas element are helium, neon, argon, krypton, and xenon. Furthermore, boron, carbon, nitrogen, fluorine, aluminum, silicon, phosphorus, chlorine, or the like may be contained in the oxide semiconductor film 112 and the oxide semiconductor film 103 as an impurity element.

In addition, the insulating film 120 is a film containing hydrogen and is typically a nitride insulating film. The insulating film 120 is in contact with the oxide semiconductor film 112 and the oxide semiconductor film 103, whereby hydrogen contained in the insulating film 120 is diffused to the oxide semiconductor film 112 and the oxide semiconductor film 103. Consequently, much hydrogen is contained in the regions of the oxide semiconductor film 112 and the oxide semiconductor film 103 in contact with the insulating film 120.

When a rare gas element is added as an impurity element to the oxide semiconductor film, a bond between a metal element and oxygen in the oxide semiconductor film is cut, whereby an oxygen vacancy is formed. By interaction between hydrogen and the oxygen vacancy included in the oxide semiconductor film, the conductivity of the oxide semiconductor film is increased. Specifically, hydrogen enters into the oxygen vacancies in the oxide semiconductor film, whereby a carrier (an electron) is produced. As a result, the conductivity is increased.

Here, FIGS. 13A and 13B are each a partial enlarged view of the oxide semiconductor film 112. Note that as typical examples, description is made with reference to the partial enlarged views of the oxide semiconductor film 112 included in the transistor 100A. As illustrated in FIGS. 13A and 13B, the oxide semiconductor film 112 includes regions 112 a in contact with the conductive films 114 and 116, regions 112 b in contact with the insulating film 120, and a region 112 d in contact with the insulating film 117. Note that in the case where the conductive film 118 has a tapered side surface, the oxide semiconductor film 112 may include a region 112 c overlapping with a tapered portion of the conductive film 118.

The regions 112 a function as a source region and a drain region. In the case where the conductive films 114 and 116 are formed using a conductive material that is easily bonded to oxygen, such as tungsten, titanium, aluminum, copper, molybdenum, chromium, tantalum, or an alloy of any of these conductive materials, oxygen contained in the oxide semiconductor film and the conductive materials contained in the conductive films 114 and 116 are bonded to each other; thus, oxygen vacancies are formed in the oxide semiconductor film Furthermore, in some cases, part of constituent elements of the conductive material that forms the conductive films 114 and 116 is mixed into the oxide semiconductor film. As a result, the region 112 a in contact with the conductive film 114 or 116 has higher conductivity and accordingly functions as a source region or a drain region.

The region 112 b functions as a low-resistance region. The region 112 b contains at least a rare gas and hydrogen as impurity elements. Note that in the case where the conductive film 118 has a tapered side surface, the impurity element is added to the region 112 c through the tapered portion of the conductive film 118; therefore, the region 112 c contains the impurity element, though the concentration of the rare gas element which is an example of the impurity element of the region 112 c is lower than that in the region 112 b. With the regions 112 c, source-drain breakdown voltage of the transistor can be increased.

In the case where the oxide semiconductor film 112 formed by a sputtering method, the regions 112 a to 112 d each contain the rare gas element, and the concentrations of the rare gas elements in the regions 112 b and 112 c are higher than those in the regions 112 a and 112 d. The reasons are as follows: in the case where the oxide semiconductor film 112 is formed by a sputtering method, a rare gas is used as a sputtering gas, so that the oxide semiconductor film 112 contains the rare gas; and a rare gas is intentionally added to the regions 112 b and 112 c in order to form oxygen vacancies in the regions 112 b and 112 c. Note that a rare gas element different from that in the regions 112 a and 112 d may be added to the regions 112 b and 112 c.

Since the region 112 b is in contact with the insulating film 120, the concentration of hydrogen in the region 112 b is higher than those in the regions 112 a and 112 d. In addition, in the case where hydrogen is diffused from the region 112 b to the region 112 c, the concentration of hydrogen in the region 112 c is higher than those in the regions 112 a and 112 d. However, the concentration of hydrogen in the region 112 b is higher than that in the region 112 c.

In the regions 112 b and 112 c, the concentrations of hydrogen measured by secondary ion mass spectrometry (SIMS) can be greater than or equal to 8×10¹⁹ atoms/cm³, greater than or equal to 1×10²⁰ atoms/cm³, or greater than or equal to 5×10²⁰ atoms/cm³. Note that the concentrations of hydrogen in the regions 112 a and 112 d which are measured by secondary ion mass spectrometry can be less than or equal to 5×10¹⁹ atoms/cm³, less than or equal to 1×10¹⁹ atoms/cm³, less than or equal to 5×10¹⁸ atoms/cm³, less than or equal to 1×10¹⁸ atoms/cm³, less than or equal to 5×10¹⁷ atoms/cm³, or less than or equal to 1×10¹⁶ atoms/cm³.

In the case where boron, carbon, nitrogen, fluorine, aluminum, silicon, phosphorus, or chlorine is added to the oxide semiconductor film 112 as an impurity element, only the regions 112 b and 112 c contain the impurity element. Therefore, the concentrations of the impurity element in the regions 112 b and 112 c are higher than those in the regions 112 a and 112 d. Note that the concentrations of the impurity element in the regions 112 b and 112 c which are measured by secondary ion mass spectrometry can be greater than or equal to 1×10¹⁸ atoms/cm³ and less than or equal to 1×10²² atoms/cm³, greater than or equal to 1×10¹⁹ atoms/cm³ and less than or equal to 1×10²¹ atoms/cm³, or greater than or equal to 5×10¹⁹ atoms/cm³ and less than or equal to 5×10²⁰ atoms/cm³.

The regions 112 b and 112 c have higher concentrations of hydrogen and larger amounts of oxygen vacancies due to addition of the rare gas element than the region 112 d. Therefore, the regions 112 b and 112 c have higher conductivity and function as low-resistance regions. The resistivity of the regions 112 b and 112 c can be typically greater than or equal to 1×10⁻³ Ωcm and less than 1×10⁴ Ωcm, or greater than or equal to 1×10⁻³ Ωcm and less than 1×10⁻¹ Ωcm.

Note that when the amount of hydrogen in each of the regions 112 b and 112 c is the same as or smaller than the amount of oxygen vacancies therein, hydrogen is easily captured by oxygen vacancies and is less likely to be diffused to the region 112 d serving as a channel. As a result, a transistor having normally-off characteristics can be obtained.

The region 112 d functions as a channel.

In addition, after the impurity element is added to the oxide semiconductor film 112 using the conductive films 114, 116, and 118 as masks, the area of the conductive film 118 when seen from the above may be reduced. A slimming process is performed on a mask over the conductive film 118 in a step of forming the conductive film 118 to obtain a mask with a minuter structure. Then, the conductive film 118 and the insulating film 117 are etched using the mask, so that a conductive film 118 a and an insulating film 117 a illustrated in FIG. 13B can be formed. As the slimming process, an ashing process using an oxygen radical or the like can be employed, for example.

As a result, an offset region 112 e is formed between the region 112 c and the region 112 d serving as a channel in the oxide semiconductor film 112. Note that the length of the offset region 112 e in the channel length direction is set to be less than 0.1 μm, whereby a decrease in the on-state current of the transistor can be suppressed.

The insulating film 117 and the insulating film 106 each function as a gate insulating film.

The conductive films 114 and 116 and the conductive films 104 and 105 each function as a source electrode or a drain electrode.

The conductive film 118 and the conductive film 107 each function as a gate electrode.

The transistor 100A and the transistor 100B described in this embodiment each include the region 112 b and/or the region 112 c between the region 112 d functioning as a channel and each of the regions 112 a functioning as a source region and a drain region. Accordingly, resistance between the channel and each of the source region and the drain region can be reduced, and the transistor 100A and the transistor 100B each have a high on-state current and a high field-effect mobility.

In addition, in the transistor 100A and the transistor 100B, parasitic capacitance between the conductive film 118 and each of the conductive films 114 and 116 can be reduced by forming the conductive film 118 so as not overlap with the conductive films 114 and 116. Moreover, parasitic capacitance between the conductive film 107 and each of the conductive films 104 and 105 can be reduced by forming the conductive film 107 so as not to overlap with the conductive films 104 and 105. As a result, in the case where a large-sized substrate is used as the substrate 101, signal delays in the conductive films 114 and 116 and the conductive film 118, and signal delays in the conductive films 104 and 105 and the conductive film 107 can be reduced.

In the transistor 100A, the rare gas element is added to the oxide semiconductor film 112 using the conductive films 114 and 116 and the conductive film 118 as masks, so that regions having oxygen vacancies are formed. In the transistor 100B, the impurity element is added to the oxide semiconductor film 103 using the conductive films 104 and 105 and the conductive film 107 as masks, so that regions having oxygen vacancies are formed. Furthermore, the regions having oxygen vacancies are in contact with the insulating film 120 containing hydrogen; therefore, hydrogen contained in the insulating film 120 is diffused to the regions having oxygen vacancies and thus low-resistance regions are formed. That is, the low-resistance regions can be formed in a self-aligned manner.

In the transistor 100A and the transistor 100B described in this embodiment, when the rare gas is added to the regions 112 b, oxygen vacancies are formed and hydrogen is added thereto. Therefore, the conductivity of the region 112 b can be increased and variation in conductivity of the region 112 b in each transistor can be reduced. That is, addition of the rare gas and hydrogen to the region 112 b can control the conductivity of the region 112 b.

The structure illustrated in FIGS. 12A and 12B is described below in detail.

The type of the substrate 101 is not limited to a certain type, and any of a variety of substrates can be used as the substrate 101. Examples of the substrate include a semiconductor substrate (e.g., a single crystal substrate or a silicon substrate), an SOI substrate, a glass substrate, a quartz substrate, a plastic substrate, a metal substrate, a stainless steel substrate, a substrate including stainless steel foil, a tungsten substrate, a substrate including tungsten foil, a flexible substrate, an attachment film, paper including a fibrous material, and a base material film. Examples of a glass substrate include a barium borosilicate glass substrate, an aluminoborosilicate glass substrate, and a soda lime glass substrate. Examples of a flexible substrate, an attachment film, a base material film, or the like are as follows: plastic typified by polyethylene terephthalate (PET), polyethylene naphthalate (PEN), and polyether sulfone (PES); a synthetic resin such as acrylic; polypropylene; polyester; polyvinyl fluoride; vinyl chloride; polyamide; polyimide; aramid; epoxy; an inorganic vapor deposition film; and paper. Specifically, when the transistors are formed using a semiconductor substrate, a single crystal substrate, an SOI substrate, or the like, it is possible to form a transistor with few variations in characteristics, size, shape, or the like, with high current supply capability, and with a small size. By forming a circuit with the use of such a transistor, power consumption of the circuit can be reduced or the circuit can be highly integrated.

Still alternatively, a flexible substrate may be used as the substrate 101, and the transistors may be directly provided on the flexible substrate. Alternatively, a separation layer may be provided between the substrate 101 and each of the transistors. The separation layer can be used when part or the whole of a semiconductor device formed over the separation layer is completed and separated from the substrate 101 and transferred to another substrate. In such a case, the transistors can be transferred to a substrate having low heat resistance or a flexible substrate as well. For the above separation layer, a stack including inorganic films, which are a tungsten film and a silicon oxide film, or an organic resin film of polyimide or the like formed over a substrate can be used, for example.

Examples of a substrate to which the transistors are transferred include, in addition to the above-described substrates over which transistors can be formed, a paper substrate, a cellophane substrate, an aramid film substrate, a polyimide film substrate, a stone substrate, a wood substrate, a cloth substrate (including a natural fiber (e.g., silk, cotton, or hemp), a synthetic fiber (e.g., nylon, polyurethane, or polyester), a regenerated fiber (e.g., acetate, cupra, rayon, or regenerated polyester), or the like), a leather substrate, a rubber substrate, and the like. When such a substrate is used, a transistor with excellent properties or a transistor with low power consumption can be formed, a device with high durability, high heat resistance can be provided, or reduction in weight or thickness can be achieved.

The insulating film 111 can be formed with a single layer or a stack using one or more of an oxide insulating film and a nitride insulating film. Note that an oxide insulating film is preferably used as at least a region of the insulating film 111 that is in contact with the oxide semiconductor films 103 and 112, in order to improve characteristics of the interface with the oxide semiconductor films 103 and 112. An oxide insulating film that releases oxygen by being heated is preferably used as the insulating film 111, in which case oxygen contained in the insulating film 111 can be moved to the oxide semiconductor films 103 and 112 by heat treatment.

The thickness of the insulating film 111 can be greater than or equal to 50 nm, greater than or equal to 100 nm and less than or equal to 3000 nm, or greater than or equal to 200 nm and less than or equal to 1000 nm. With the use of the thick insulating film 111, the amount of oxygen released from the insulating film 111 can be increased, and the interface states between the insulating film 111 and each of the oxide semiconductor films 103 and 112 and oxygen vacancies included in the regions 112 d of the oxide semiconductor films 103 and 112 can be reduced.

The insulating film 111 can be formed with a single layer or a stack using, for example, one or more of silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, aluminum oxide, hafnium oxide, gallium oxide, a Ga—Zn oxide, and the like.

The oxide semiconductor films 112 and 103 are typically formed using a metal oxide such as an In—Ga oxide, an In-Zn oxide, or an In-M-Zn oxide (M is Mg, Al, Ti, Ga, Y, Zr, La, Ce, Nd, or Hf). Note that the oxide semiconductor films 112 and 103 have light-transmitting properties.

Note that in the case of using an In-M-Zn oxide as the oxide semiconductor films 112 and 103, when the summation of In and M is assumed to be 100 atomic %, the proportions of In and M are preferably set to be greater than or equal to 25 atomic % and less than 75 atomic %, respectively, or greater than or equal to 34 atomic % and less than 66 atomic %, respectively.

The energy gaps of the oxide semiconductor films 112 and 103 are each 2 eV or more, 2.5 eV or more, or 3 eV or more.

The thicknesses of the oxide semiconductor films 112 and 103 are each greater than or equal to 3 nm and less than or equal to 200 nm, greater than or equal to 3 nm and less than or equal to 100 nm, or greater than or equal to 3 nm and less than or equal to 50 nm.

In the case where the oxide semiconductor films 112 and 103 are each an In-M-Zn oxide (M is Mg, Al, Ti, Ga, Y, Zr, La, Ce, Nd, or Hf), it is preferable that the atomic ratio of metal elements of a sputtering target used for forming a film of the In-M-Zn oxide satisfy In M and Zn M. As the atomic ratio of metal elements of the sputtering target, In:M:Zn=1:1:1, In:M:Zn=1:1:1.2, In:M:Zn=2:1:1.5, In:M:Zn=2:1:2.3, In:M:Zn=2:1:3, In:M:Zn=3:1:2, or the like is preferable. Note that the atomic ratios of metal elements in the formed oxide semiconductor films 112 and 103 vary from the above atomic ratio of metal elements of the sputtering target within a range of ±40% as an error.

When silicon or carbon that is one of elements belonging to Group 14 is contained in the oxide semiconductor films 112 and 103, oxygen vacancies are increased in the oxide semiconductor films 112 and 103, and the oxide semiconductor films 112 and 103 become n-type films. Thus, the concentrations of silicon or carbon (the concentrations are measured by secondary ion mass spectrometry (SIMS)) of the oxide semiconductor films 112 and 103, in particular, the regions 112 d can be less than or equal to 2×10¹⁸ atoms/cm³ or less than or equal to 2×10¹⁷ atoms/cm³. As a result, the transistors each have a positive threshold voltage value (normally-off characteristics).

In addition, the concentrations of alkali metals or alkaline earth metals measured by secondary ion mass spectrometry (SIMS) of the oxide semiconductor films 112 and 103, in particular, the regions 112 d can be less than or equal to 1×10¹⁸ atoms/cm³ or less than or equal to 2×10¹⁶ atoms/cm³. An alkali metal and an alkaline earth metal might generate carriers when bonded to an oxide semiconductor, in which case the off-state current of the transistors might be increased. Therefore, it is preferable to reduce the concentration of an alkali metal or an alkaline earth metal in the region 112 d. As a result, the transistors each have a positive threshold voltage value (normally-off characteristics).

Furthermore, when containing nitrogen, each of the oxide semiconductor films 112 and 103, in particular, the regions 112 d might become an n-type film by generation of electrons serving as carriers and an increase of carrier density. Thus, the transistor including an oxide semiconductor film which contains nitrogen is likely to have normally-on characteristics. For this reason, nitrogen in the oxide semiconductor film, in particular, the region 112 d can be reduced as much as possible. The concentration of nitrogen measured by secondary ion mass spectrometry (SIMS) can be set to be, for example, less than or equal to 5×10¹⁸ atoms/cm³.

When an impurity element in each of the oxide semiconductor films 112 and 103, in particular, the regions 112 d is reduced, the carrier density of the oxide semiconductor film can be lowered. Thus, each of the oxide semiconductor films 112 and 103, in particular, the regions 112 d can have a carrier density greater than or equal to 1×10⁻⁹/cm³ and less than or equal to 1×10¹⁷/cm³, greater than or equal to 1×10⁻⁹/cm³ and less than or equal to 1×10¹⁵/cm³, greater than or equal to 1×10⁻⁹/cm³ and less than or equal to 1×10¹³/cm³, greater than or equal to 1×10⁻⁹/cm³ and less than 8×10¹¹/cm³, greater than or equal to 1×10⁻⁹/cm³ and less than or equal to 1×10¹¹/cm³, or greater than or equal to 1×10⁻⁹/cm³ and less than 1×10¹⁰/cm³.

An oxide semiconductor film with a low impurity concentration and a low density of defect states can be used for the oxide semiconductor films 112 and 103, in which case the transistors can have more excellent electrical characteristics. Here, the state in which impurity concentration is low and density of defect states is low (the amount of oxygen vacancies is small) is referred to as “highly purified intrinsic” or “substantially highly purified intrinsic”. A highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor has few carrier generation sources, and thus has a low carrier density in some cases. Thus, a transistor including the oxide semiconductor film in which a channel region is formed is likely to have a positive threshold voltage value (normally-off characteristics). A highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor film has a low density of defect states and accordingly has low density of trap states in some cases. Furthermore, a highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor film has an extremely small off-state current; the off-state current can be smaller than or equal to the measurement limit of a semiconductor parameter analyzer, i.e., smaller than or equal to 1×10⁻¹³ A, at a voltage (drain voltage) between a source electrode and a drain electrode of from 1 V to 10 V. Thus, the transistor whose channel region is formed in the oxide semiconductor film has a small variation in electrical characteristics and high reliability in some cases.

In addition, each of the oxide semiconductor films 112 and 103 may have a non-single-crystal structure, for example. The non-single crystal structure includes a c-axis aligned crystalline oxide semiconductor (CAAC-OS) described later, a polycrystalline structure, a microcrystalline structure described later, or an amorphous structure, for example. Among the non-single crystal structure, the amorphous structure has the highest density of defect states, whereas CAAC-OS has the lowest density of defect states.

Note that the oxide semiconductor films 112 and 103 may be a mixed film including two or more of the following: a region having an amorphous structure, a region having a microcrystalline structure, a region having a polycrystalline structure, a region of CAAC-OS, and a region having a single-crystal structure. The mixed film has a single-layer structure including, for example, two or more of a region having an amorphous structure, a region having a microcrystalline structure, a region having a polycrystalline structure, a CAAC-OS region, and a region having a single-crystal structure in some cases. Furthermore, the mixed film has a stacked-layer structure including, for example, two or more of a region having an amorphous structure, a region having a microcrystalline structure, a region having a polycrystalline structure, a CAAC-OS region, and a region having a single-crystal structure in some cases.

Note that in some cases, the regions 112 b and 112 d are different in crystallinity in each of the oxide semiconductor films 112 and 103. In addition, in some cases, the regions 112 c and 112 d are different in crystallinity in each of the oxide semiconductor films 112 and 103. This is because when an impurity element is added to the region 112 b or 112 c, the region 112 b or 112 c is damaged and thus has lower crystallinity.

The insulating films 106 and 117 can be formed with a single layer or a stack using one or more of an oxide insulating film and a nitride insulating film. Note that an oxide insulating film is preferably used as at least regions of the insulating films 106 and 117 that are in contact with the oxide semiconductor films 112 and 103, respectively, in order to improve characteristics of the interface with the oxide semiconductor films 112 and 103. The insulating films 106 and 117 can be formed with a single layer or a stack using, for example, one or more of silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, aluminum oxide, hafnium oxide, gallium oxide, a Ga—Zn oxide, and the like.

Furthermore, it is possible to prevent outward diffusion of oxygen from the oxide semiconductor films 112 and 103 and entry of hydrogen, water, or the like into the oxide semiconductor films 112 and 103 from the outside by providing an insulating film having a blocking effect against oxygen, hydrogen, water, and the like as the insulating films 106 and 117. As the insulating film having a blocking effect against oxygen, hydrogen, water, and the like, an aluminum oxide film, an aluminum oxynitride film, a gallium oxide film, a gallium oxynitride film, an yttrium oxide film, an yttrium oxynitride film, a hafnium oxide film, and a hafnium oxynitride film can be given as examples.

The insulating films 106 and 117 may be formed using a high-k material such as hafnium silicate (HfSiO_(x)), hafnium silicate to which nitrogen is added (HfSi_(x)O_(y)N_(z)), hafnium aluminate to which nitrogen is added (HfAl_(x)O_(y)N_(z)), hafnium oxide, or yttrium oxide, so that gate leakage current of the transistors can be reduced.

An oxide insulating film that releases oxygen by being heated is preferably used as the insulating films 106 and 117, in which case oxygen contained in the insulating films 106 and 117 can be moved to the oxide semiconductor films 103 and 112, respectively, by heat treatment.

In addition, a silicon oxynitride film with few defects can be used as the insulating films 106 and 117. In an ESR spectrum at 100 K or lower of the silicon oxynitride film with few defects, after heat treatment, a first signal that appears at a g-factor of greater than or equal to 2.037 and less than or equal to 2.039, a second signal that appears at a g-factor of greater than or equal to 2.001 and less than or equal to 2.003, and a third signal that appears at a g-factor of greater than or equal to 1.964 and less than or equal to 1.966 are observed. The split width of the first and second signals and the split width of the second and third signals that are obtained by ESR measurement using an X-band are each approximately 5 mT. In the silicon oxynitride film with few defects, the total spin density of the first to third signals is less than 1×10¹⁸ spins/cm³, typically greater than or equal to 1×10¹⁷ spins/cm³ and less than 1×10¹⁸ spins/cm³.

In the ESR spectrum at 100 K or lower, the first signal, the second signal, and the third signal correspond to signals attributed to nitrogen oxide (NO_(x); x is greater than or equal to 0 and less than or equal to 2, or greater than or equal to 1 and smaller than or equal to 2). In other words, the lower the total spin density of the first to third signals is, the lower the content of nitrogen oxide in the silicon oxynitride film is.

The concentration of nitrogen in the silicon oxynitride film with few defects which is measured by secondary ion mass spectrometry is less than or equal to 6×10²⁰ atoms/cm³. With the use of the silicon oxynitride film with few defects as the insulating film 117, a nitrogen oxide is unlikely to be generated, so that the carrier trap at the interface between the insulating film and each of the oxide semiconductor films 112 and 103 can be inhibited. Furthermore, a shift in the threshold voltage value of each of the transistors included in the display device can be reduced, which leads to a smaller change in the electrical characteristics of the transistors.

The total thickness of the insulating films 106 and 117 can be greater than or equal to 5 nm and less than or equal to 400 nm, greater than or equal to 5 nm and less than or equal to 300 nm, or greater than or equal to 10 nm and less than or equal to 250 nm.

Each of the conductive films 114 and 116, the conductive film 118, the conductive films 104 and 105, the conductive film 102, and the conductive film 107 can be formed using a metal element selected from aluminum, chromium, copper, tantalum, titanium, molybdenum, nickel, iron, cobalt, and tungsten; an alloy containing any of these metal elements as a component; an alloy containing these metal elements in combination; or the like. Furthermore, one or more metal elements selected from manganese and zirconium may be used. The conductive films 114 and 116, the conductive film 118, the conductive films 104 and 105, the conductive film 102, and the conductive film 107 may have a single-layer structure or a stacked-layer structure of two or more layers. For example, any of the following can be used: a single-layer structure of an aluminum film containing silicon; a single-layer structure of a copper film containing manganese; two-layer structure in which a titanium film is stacked over an aluminum film; a two-layer structure in which a titanium film is stacked over a titanium nitride film; a two-layer structure in which a tungsten film is stacked over a titanium nitride film; a two-layer structure in which a tungsten film is stacked over a tantalum nitride film or a tungsten nitride film; a two-layer structure in which a copper film is stacked over a copper film containing manganese; a three-layer structure in which a titanium film, an aluminum film, and a titanium film are stacked in this order; a three-layer structure in which a copper film containing manganese, a copper film, and a copper film containing manganese are stacked in this order; and the like. Alternatively, an alloy film or a nitride film which contains aluminum and one or more elements selected from titanium, tantalum, tungsten, molybdenum, chromium, neodymium, and scandium may be used.

The conductive films 114 and 116, the conductive film 118, the conductive films 104 and 105, the conductive film 102, and the conductive film 107 each can be formed using a light-transmitting conductive material such as indium tin oxide, indium oxide containing tungsten oxide, indium zinc oxide containing tungsten oxide, indium oxide containing titanium oxide, indium tin oxide containing titanium oxide, indium zinc oxide, or indium tin oxide to which silicon oxide is added. Alternatively, a stacked-layer structure of the above light-transmitting conductive material and a conductive material containing the above metal element may be employed.

The thicknesses of the conductive films 114 and 116, the conductive film 118, the conductive films 104 and 105, the conductive film 102, and the conductive film 107 each can be greater than or equal to 30 nm and less than or equal to 500 nm, or greater than or equal to 100 nm and less than or equal to 400 nm.

The insulating film 120 is a film containing hydrogen and is typically a nitride insulating film. The nitride insulating film can be formed using silicon nitride, aluminum nitride, or the like.

<Structure Example 2 of Transistor>

Next, another structure of the transistor included in the display device is described with reference to FIGS. 14A to 14C. Description is made here using a transistor 100C as a modified example of the transistor 100A provided in the display portion 54; however, the structure of an insulating film 111 or the structure of a conductive film 114, 116, or 118 of the transistor 100C can be applied as appropriate to the transistor 100B in the column driver 59/the row driver 60.

FIGS. 14A to 14C are a top view and cross-sectional views of the transistor 100C included in the display device. FIG. 14A is a top view of the transistor 100C, FIG. 14B is a cross-sectional view taken along dashed-dotted line Y3-Y4 in FIG. 14A, and FIG. 14C is a cross-sectional view taken along dashed-dotted line X3-X4 in FIG. 14A.

The transistor 100C illustrated in FIGS. 14A to 14C has a two- or three-layer structure of the conductive films 114 and 116 and the conductive film 118. In addition, the insulating film 111 has a stacked-layer structure of a nitride insulating film 111 a and an oxide insulating film 111 b. The other structures are the same as those of the transistor 100A and the effect similar to that in the case of the transistor 100A can be obtained.

First, the conductive films 114 and 116 and the conductive film 118 are described.

In the conductive film 114, conductive films 114 a, 114 b, and 114 c are stacked in this order and the conductive films 114 a and 114 c cover the surfaces of the conductive film 114 b. That is, the conductive films 114 a and 114 c function as protective films of the conductive film 114 b.

In a manner similar to that of the conductive film 114, in the conductive film 116, conductive films 117 a, 116 b, and 116 c are stacked in this order and the conductive films 117 a and 116 c cover the surfaces of the conductive film 116 b. That is, the conductive films 117 a and 116 c function as protective films of the conductive film 116 b.

In the conductive film 118, conductive films 118 a and 118 b are stacked in this order.

The conductive films 114 a and 117 a and the conductive film 118 a are formed using materials that prevent metal elements contained in the conductive films 114 b and 116 b and the conductive film 118 b, respectively, from diffusing to the oxide semiconductor film 112. The conductive films 114 a and 117 a and the conductive film 118 a can be formed using titanium, tantalum, molybdenum, tungsten, an alloy of any of these materials, titanium nitride, tantalum nitride, molybdenum nitride, tantalum nitride, or the like. Alternatively, the conductive films 114 a and 117 a and the conductive film 118 a can be formed using Cu—X alloy (X is Mn, Ni, Cr, Fe, Co, Mo, Ta, or Ti) or the like.

The conductive films 114 b and 116 b and the conductive film 118 b are each formed using a low-resistance material. The conductive films 114 b and 116 b and the conductive film 118 b can be formed using copper, aluminum, gold, silver, an alloy of any of these materials, a compound containing any of these materials as a main component, or the like.

When the conductive films 114 c and 116 c are formed using films in which the metal elements contained in the conductive films 114 b and 116 b, respectively, are passivated, the metal elements contained in the conductive films 114 b and 116 b can be prevented from moving to the oxide semiconductor film 112 in a step of forming the insulating film 128. The conductive films 114 c and 116 c can be formed using a metal silicide or a metal silicide nitride, typically, CuSi_(x) (x>0), CuSi_(x)N_(y) (x>0, y>0), or the like.

Here, a method for forming the conductive films 114 c and 116 c is described. Note that the conductive films 114 b and 116 b are formed using copper. In addition, the conductive films 114 c and 116 c are formed using CuSi_(x)N_(y) (x>0, y>0).

The conductive films 114 b and 116 b are exposed to plasma generated in a reducing atmosphere such as a hydrogen atmosphere, an ammonia atmosphere, or a carbon monoxide atmosphere and the oxide formed on the surfaces of the conductive films 114 b and 116 b are reduced.

Next, the conductive films 114 b and 116 b are exposed to silane while being heated at a temperature higher than or equal to 200° C. and lower than or equal to 400° C. As a result, copper contained in the conductive films 114 b and 116 b acts as a catalyst, and silane is decomposed into Si and Hz, and CuSix (x>0) is formed on the surfaces of the conductive films 114 b and 116 b.

Next, the conductive films 114 b and 116 b are exposed to plasma generated in an atmosphere containing nitrogen, such as an ammonia atmosphere or a nitrogen atmosphere, whereby CuSi_(x) (x>0) formed on the surfaces of the conductive films 114 b and 116 b reacts with nitrogen contained in the plasma and accordingly CuSi_(x)N_(y) (x>0, y>0) is formed as the conductive films 114 c and 116 c.

Note that in the above step, CuSi_(x)N_(y) (x>0, y>0) may be formed as the conductive films 114 c and 116 c in such a manner that the conductive films 114 b and 116 b are exposed to plasma generated in an atmosphere containing nitrogen, such as an ammonia atmosphere or a nitrogen atmosphere, and then exposed to silane while being heated at a temperature higher than or equal to 200° C. and lower than or equal to 400° C.

Next, the insulating film 111 in which the nitride insulating film 111 a and the oxide insulating film 111 b are stacked is described.

The nitride insulating film 111 a can be formed using silicon nitride, silicon nitride oxide, aluminum nitride, or aluminum nitride oxide, for example. The oxide insulating film 111 b can be formed using silicon oxide, silicon oxynitride, aluminum oxide, or the like, for example. The structure in which the nitride insulating film 111 a is provided on the substrate 101 side can prevent hydrogen, water, or the like from diffusing to the oxide semiconductor film 112 from the outside.

<Structure Example 3 of Transistor>

Next, another structure of the transistor included in the display device is described with reference to FIGS. 15A to 15C and FIGS. 16A to 16C. Description is made here using a transistor 100D and a transistor 100E as modified examples of the transistor 100A provided in the display portion 54; however, the structure of an oxide semiconductor film 112 included in the transistor 100D or the structure of an oxide semiconductor film 112 included in the transistor 100E can be applied as appropriate to the transistor 100B in the column driver 59/the row driver 60.

FIGS. 15A to 15C are a top view and cross-sectional views of the transistor 100D included in the display device. FIG. 15A is a top view of the transistor 100D, FIG. 15B is a cross-sectional view taken along dashed-dotted line Y3-Y4 in FIG. 15A, and FIG. 15C is a cross-sectional view taken along dashed-dotted line X3-X4 in FIG. 15A.

The oxide semiconductor film 112 of the transistor 100D illustrated in FIGS. 15A to 15C has a multilayer structure. Specifically, the oxide semiconductor film 112 includes an oxide semiconductor film 113 a in contact with the insulating film 111, an oxide semiconductor film 113 b in contact with the oxide semiconductor film 113 a, and an oxide semiconductor film 113 c in contact with the oxide semiconductor film 113 b, the conductive films 114 and 116, and the insulating films 117 and 120. The other structures are the same as those of the transistor 100A and the effect similar to that in the case of the transistor 100A can be obtained.

The oxide semiconductor films 113 a, 113 b, and 113 c are typically formed using a metal oxide such as an In—Ga oxide, an In-Zn oxide, or an In-M-Zn oxide (M is Mg, Al, Ti, Ga, Y, Zr, La, Ce, Nd, or Hf).

The oxide semiconductor films 113 a and 113 c are typically each an In—Ga oxide, an In-Zn oxide, an In—Mg oxide, a Zn—Mg oxide, or an In-M-Zn oxide (M is Mg, Al, Ti, Ga, Y, Zr, La, Ce, Nd, or Hf), and has the energy at the bottom of the conduction band closer to a vacuum level than that of the oxide semiconductor film 113 b. Typically, a difference between the energy at the bottom of the conduction band of the oxide semiconductor film 113 b and the energy at the bottom of the conduction band of each of the oxide semiconductor films 113 a and 113 c is greater than or equal to 0.05 eV, greater than or equal to 0.07 eV, greater than or equal to 0.1 eV, or greater than or equal to 0.2 eV and also less than or equal to 2 eV, less than or equal to 1 eV, less than or equal to 0.5 eV, or less than or equal to 0.4 eV. Note that the difference between the vacuum level and the energy at the bottom of the conduction band is referred to as electron affinity.

In the case where the oxide semiconductor film 113 b is an In-M-Zn oxide (M is Mg, Al, Ti, Ga, Y, Zr, La, Ce, Nd, or Hf) and a target having the atomic ratio of metal elements of In:M:Zn=x₁:y₁:z₁ is used for depositing the oxide semiconductor film 113 b, x₁/y₁ is preferably greater than or equal to ⅓ and less than or equal to 6, or further preferably greater than or equal to 1 and less than or equal to 6, and z₁/y₁ is preferably greater than or equal to ⅓ and less than or equal to 6, or further preferably greater than or equal to 1 and less than or equal to 6. Note that when z₁/y₁ is greater than or equal to 1 and less than or equal to 6, a CAAC-OS film to be described later as the oxide semiconductor film 113 b is easily formed. As typical examples of the atomic ratio of metal elements of the target, In:M:Zn=1:1:1, In:M:Zn=1:1:1.2, In:M:Zn=2:1:1.5, In:M:Zn=2:1:2.3, In:M:Zn=2:1:3, In:M:Zn=3:1:2, and the like can be given.

In the case where the oxide semiconductor films 113 a and 113 c are each an In-M-Zn oxide (M is Mg, Al, Ti, Ga, Y, Zr, La, Ce, Nd, or Hf) and a target having the atomic ratio of metal elements of In:M:Zn=x₂:y₂:z₂ is used for forming the oxide semiconductor films 113 a and 113 c, x₁/y₂ is preferably less than xi/yi, and z₁/y₂ is preferably greater than or equal to ⅓ and less than or equal to 6, or further preferably greater than or equal to 1 and less than or equal to 6. Note that when z₁/y₂ is greater than or equal to 1 and less than or equal to 6, a CAAC-OS film to be described later as the oxide semiconductor films 113 a and 113 c is easily formed. As typical examples of the atomic ratio of metal elements of the target, In:M:Zn=1:3:2, In:M:Zn=1:3:4, In:M:Zn=1:3:6, In:M:Zn=1:3:8, In:M:Zn=1:4:3, In:M:Zn=1:4:4, In:M:Zn=1:4:5, In:M:Zn=1:4:6, In:M:Zn=1:6:3, In:M:Zn=1:6:4, In:M:Zn=1:6:5, In:M:Zn=1:6:6, In:M:Zn=1:6:7, In:M:Zn=1:6:8, In:M:Zn=1:6:9, and the like can be given.

Note that a proportion of each atom in the atomic ratio of the oxide semiconductor films 113 a, 113 b, and 113 c varies within a range of ±40% as an error.

The atomic ratio is not limited to the above, and the atomic ratio may be appropriately set in accordance with needed semiconductor characteristics.

The oxide semiconductor films 113 a and 113 c may have the same composition. For example, as the oxide semiconductor films 113 a and 113 c, an In—Ga—Zn oxide having an atomic ratio of In:Ga:Zn=1:3:2, 1:3:4, 1:4:5, 1:4:6, 1:4:7, or 1:4:8 may be used.

Alternatively, the oxide semiconductor films 113 a and 113 c may have different compositions. For example, as the oxide semiconductor film 113 a, an In—Ga—Zn oxide film having an atomic ratio of In:Ga:Zn=1:3:2 may be used, and as the oxide semiconductor film 113 c, an In—Ga—Zn oxide film having an atomic ratio of In:Ga:Zn=1:3:4 or 1:4:5 may be used.

The thickness of each of the oxide semiconductor films 113 a and 113 c is greater than or equal to 3 nm and less than or equal to 100 nm, or preferably greater than or equal to 3 nm and less than or equal to 50 nm. The thickness of the oxide semiconductor film 113 b is greater than or equal to 3 nm and less than or equal to 200 nm, greater than or equal to 3 nm and less than or equal to 100 nm, or greater than or equal to 3 nm and less than or equal to 50 nm When the thicknesses of the oxide semiconductor films 113 a and 113 c are made smaller than that of the oxide semiconductor film 113 b, the amount of change in the threshold voltage value of the transistor can be reduced.

The interface between the oxide semiconductor film 113 b and each of the oxide semiconductor films 113 a and 113 c can be observed by scanning transmission electron microscopy (STEM) in some cases.

Oxygen vacancies in the oxide semiconductor film 113 b can be reduced by providing the oxide semiconductor films 113 a and 113 c in which oxygen vacancies are less likely to be generated than the oxide semiconductor film 113 b in contact with the upper surface and the lower surface of the oxide semiconductor film 113 b. Furthermore, since the oxide semiconductor film 113 b is in contact with the oxide semiconductor films 113 a and 113 c containing one or more metal elements forming the oxide semiconductor film 113 b, the interface state densities between the oxide semiconductor film 113 a and the oxide semiconductor film 113 b and between the oxide semiconductor film 113 b and the oxide semiconductor film 113 c are extremely low. Accordingly, oxygen vacancies contained in the oxide semiconductor film 113 b can be reduced.

In addition, with the oxide semiconductor film 113 a, variation in the electrical characteristics of the transistor, such as a threshold voltage value, can be reduced.

Since the oxide semiconductor film 113 c containing one or more metal elements forming the oxide semiconductor film 113 b is provided in contact with the oxide semiconductor film 113 b, scattering of carriers does not easily occur at an interface between the oxide semiconductor film 113 b and the oxide semiconductor film 113 c, and thus the field-effect mobility of the transistor can be increased.

Furthermore, the oxide semiconductor films 113 a and 113 c each also serve as a barrier film which suppresses formation of an impurity state due to the entry of the constituent elements of the insulating films 111 and 117 into the oxide semiconductor film 113 b.

As described above, in the transistors described in this embodiment, variation in the electrical characteristics of the transistors, such as a threshold voltage value, is reduced.

A transistor having a structure different from that in FIGS. 15A to 15C is illustrated in FIGS. 16A to 16C.

FIGS. 16A to 16C are a top view and cross-sectional views of the transistor 100E included in the display device. FIG. 16A is a top view of the transistor 100E, FIG. 16B is a cross-sectional view taken along dashed-dotted line Y1-Y2 in FIG. 16A, and FIG. 16C is a cross-sectional view taken along dashed-dotted line X1-X2 in FIG. 16A. Note that in FIG. 16A, the substrate 101, the insulating films 111, 117, and 120, and the like are omitted for simplicity. FIG. 16B is the cross-sectional view of the transistor 100E in the channel width direction. Moreover, FIG. 16C is the cross-sectional view of the transistor 100E in the channel length direction.

Like the oxide semiconductor film 112 of the transistor 100E illustrated in FIGS. 16A to 16C, the oxide semiconductor film 112 may have a stacked-layer structure of the oxide semiconductor film 113 b in contact with the insulating film 111 and the oxide semiconductor film 113 c in contact with the oxide semiconductor film 113 b and the insulating film 117.

<Band Structure>

Here, the band structures of the transistor illustrated in FIGS. 15A to 15C and the transistor illustrated in FIGS. 16A to 16C are described. Note that FIG. 21A shows the band structure of the transistor 100D illustrated in FIGS. 15A to 15C, and for easy understanding, the energy (Ec) of the bottom of the conduction band of each of the insulating film 111, the oxide semiconductor films 113 a, 113 b, and 113 c, and the insulating film 117 is shown. FIG. 21B shows the band structure of the transistor 100E illustrated in FIGS. 16A to 16C, and for easy understanding, the energy (Ec) of the bottom of the conduction band of each of the insulating film 111, the oxide semiconductor films 113 b and 113 c, and the insulating film 117 is shown.

As illustrated in FIG. 21A, the energies at the bottoms of the conduction bands are changed continuously in the oxide semiconductor films 113 a, 113 b, and 113 c. This can be understood also from the fact that the constituent elements are common among the oxide semiconductor films 113 a, 113 b, and 113 c and oxygen is easily diffused among the oxide semiconductor films 113 a to 113 c. Thus, the oxide semiconductor films 113 a, 113 b, and 113 c have a continuous physical property although they are a stack of films having different compositions.

The oxide semiconductor films that are stacked and contain the same main components have not only a simple stacked-layer structure of the layers but also a continuous energy band (here, in particular, a well structure having a U shape in which energies at the bottoms of the conduction bands are changed continuously between layers (U-shaped well)). That is, the stacked-layer structure is formed so that a defect state which serves as a trap center or a recombination center in an oxide semiconductor, or an impurity which inhibits the flow of carriers does not exist at interfaces between the layers. If impurities are mixed between the oxide semiconductor films stacked, the continuity of the energy band is lost and carriers disappear by a trap or recombination.

Note that FIG. 21A illustrates the case where the Ec of the oxide semiconductor film 113 a and the Ec of the oxide semiconductor film 113 c are equal to each other; however, they may be different from each other.

As illustrated in FIG. 21A, the oxide semiconductor film 113 b serves as a well and a channel of the transistor 100D is formed in the oxide semiconductor film 113 b. Note that since the energies at the bottoms of the conduction bands are changed continuously in the oxide semiconductor films 113 a, 113 b, and 113 c, a channel in the well structure having a U shape can also be referred to as a buried channel.

As illustrated in FIG. 21B, the energies at the bottoms of the conduction bands are changed continuously in the oxide semiconductor films 113 b and 113 c.

As illustrated in FIG. 21B, the oxide semiconductor film 113 b serves as a well and a channel of the transistor 100E is formed in the oxide semiconductor film 113 b.

The transistor 100D illustrated in FIGS. 15A to 15C includes the oxide semiconductor films 113 a and 113 c containing one or more metal elements forming the semiconductor film 113 b; therefore, interface states are not easily formed at the interface between the oxide semiconductor film 113 a and the oxide semiconductor film 113 b and the interface between the oxide semiconductor film 113 c and the oxide semiconductor film 113 b. Thus, with the oxide semiconductor films 113 a and 113 c, variation or change in the electrical characteristics of the transistor, such as a threshold voltage value, can be reduced.

The transistor 100E illustrated in FIGS. 16A to 16C includes the oxide semiconductor film 113 c containing one or more metal elements forming the oxide semiconductor film 113 b; therefore, an interface state is not easily formed at the interface between the oxide semiconductor film 113 c and the oxide semiconductor film 113 b. Thus, with the oxide semiconductor film 113 c, variation or change in the electrical characteristics of the transistor, such as a threshold voltage value, can be reduced.

<Structure Example 4 of Transistor>

Next, another structure of the transistor included in the display device is described with reference to FIGS. 18A to 18D.

FIGS. 18A to 18C are a top view and cross-sectional views of a driving transistor 100F included in the display device. FIG. 18A is a top view of the driving transistor 100F, FIG. 18B is a cross-sectional view taken along dashed-dotted line Y3-Y4 in FIG. 18A, and FIG. 18C is a cross-sectional view taken along dashed-dotted line X3-X4 in FIG. 18A.

The driving transistor 100F illustrated in FIGS. 18A to 18D includes an oxide semiconductor film 123 over an insulating film 122 formed over a substrate 121, an insulating film 124 in contact with the oxide semiconductor film 123, a conductive film 125 in contact with the oxide semiconductor film 123 in part of an opening 130 a formed in the insulating film 124, a conductive film 126 in contact with the oxide semiconductor film 123 in part of an opening 130 b formed in the insulating film 124, and a conductive film 127 overlapping with the oxide semiconductor film 123 with the insulating film 124 provided therebetween. Note that insulating films 128 and 129 may be provided over the driving transistor 100F.

Regions of the oxide semiconductor film 123 not overlapping with the conductive films 125 and 126 and the conductive film 127 each include an element which forms an oxygen vacancy. An element which forms oxygen vacancy is described below as an impurity element. Typical examples of an impurity element are hydrogen, boron, carbon, nitrogen, fluorine, aluminum, silicon, phosphorus, chlorine, a rare gas element, and the like. Typical examples of a rare gas element are helium, neon, argon, krypton, and xenon.

When the impurity element is added to the oxide semiconductor film, a bond between a metal element and oxygen in the oxide semiconductor film is cut, whereby an oxygen vacancy is formed. When the impurity element is added to the oxide semiconductor film, oxygen bonded to a metal element in the oxide semiconductor film is bonded to the impurity element, whereby oxygen is detached from the metal element and accordingly an oxygen vacancy is formed. As a result, the oxide semiconductor film has a higher carrier density and thus the conductivity thereof becomes higher.

Here, FIG. 18D is a partial enlarged view of the oxide semiconductor film 123. As illustrated in FIG. 18D, the oxide semiconductor film 123 includes regions 123 a in contact with the conductive films 125 and 126, regions 123 b in contact with the insulating film 128, and regions 123 c and a region 123 d overlapping with the insulating film 124.

The region 123 a has high conductivity and functions as a source region or a drain region in a manner similar to that of the region 112 a illustrated in FIGS. 13A and 13B.

The regions 123 b and 123 c function as low-resistance regions. The regions 123 b and 123 c contain an impurity element. Note that the concentrations of the impurity element in the regions 123 b are higher than those in the regions 123 c. Note that in the case where the conductive film 127 has a tapered side surface, part of the regions 123 c may overlap with the conductive film 127.

In the case where a rare gas element is used as the impurity element and the oxide semiconductor film 123 is formed by a sputtering method, the regions 123 a to 123 d contain the rare gas element, and the concentrations of the rare gas elements in the regions 123 b and 123 c are higher than those in the regions 123 a and 123 d. The reasons are as follows: in the case where the oxide semiconductor film 123 is formed by a sputtering method, a rare gas is used as a sputtering gas, so that the oxide semiconductor film 123 contains the rare gas; and a rare gas is intentionally added to the regions 123 b and 123 c in order to form oxygen vacancies in the regions 123 b and 123 c. Note that a rare gas element different from that in the regions 123 a and 123 d may be added to the regions 123 b and 123 c.

In the case where the impurity element is boron, carbon, nitrogen, fluorine, aluminum, silicon, phosphorus, or chlorine, only the regions 123 b and 123 c contain the impurity element. Therefore, the concentrations of the impurity element in the regions 123 b and 123 c are higher than those in the regions 123 a and 123 d. Note that the concentrations of the impurity element in the regions 123 b and 123 c which are measured by SIMS can be greater than or equal to 1×10¹⁸ atoms/cm³ and less than or equal to 1×10²² atoms/cm³, greater than or equal to 1×10¹⁹ atoms/cm³ and less than or equal to 1×10²¹ atoms/cm³, or greater than or equal to 5×10¹⁹ atoms/cm³ and less than or equal to 5×10²⁰ atoms/cm³.

The concentrations of the impurity element in the regions 123 b and 123 c are higher than those in the regions 123 a and 123 d in the case where the impurity elements are hydrogen. Note that the concentrations of hydrogen in the regions 123 b and 123 c which are measured by SIMS can be greater than or equal to 8×10¹⁹ atoms/cm³, greater than or equal to 1×10²⁰ atoms/cm³, or greater than or equal to 5×10²⁰ atoms/cm³.

Since the regions 123 b and 123 c contain the impurity elements, oxygen vacancies and carrier densities of the regions 123 b and 123 c are increased. As a result, the regions 123 b and 123 c have higher conductivity and function as low-resistance regions.

Note that impurity element may be a combination of one or more of hydrogen, boron, carbon, nitrogen, fluorine, aluminum, silicon, phosphorus, and chlorine and one or more of rare gases. In that case, due to interaction between oxygen vacancies formed by the rare gas in the regions 123 b and 123 c and one or more of hydrogen, boron, carbon, nitrogen, fluorine, aluminum, silicon, phosphorus, and chlorine added to the above regions, the conductivity of the regions 123 b and 123 c might be further increased.

The region 123 d functions as a channel.

A region of the insulating film 124 overlapping with the oxide semiconductor film 123 and the conductive film 127 functions as a gate insulating film. In addition, a region of the insulating film 124 overlapping with the oxide semiconductor film 123 and the conductive films 125 and 126 functions as an interlayer insulating film.

The conductive films 125 and 126 function as a source electrode and a drain electrode. The conductive film 127 functions as a gate electrode.

In the manufacturing process of the driving transistor 100F described in this embodiment, the conductive film 127 functioning as a gate electrode and the conductive films 125 and 126 functioning as a source electrode and a drain electrode are formed at the same time. Therefore, in the driving transistor 100F, the conductive film 127 does not overlap with the conductive films 125 and 126, and parasitic capacitance formed between the conductive film 127 and each of the conductive films 125 and 126 can be reduced. As a result, in the case where a large-sized substrate is used as the substrate 121, signal delays in the conductive films 125 and 126 and the conductive film 127 can be reduced.

In addition, in the driving transistor 100F, the impurity element is added to the oxide semiconductor film 123 using the conductive films 125 and 126 and the conductive film 127 as masks. That is, the low-resistance region can be formed in a self-aligned manner.

The substrate 101 illustrated in FIGS. 12A and 12B can be used as appropriate as the substrate 121.

The insulating film 111 illustrated in FIGS. 12A and 12B can be used as appropriate as the insulating film 122.

The oxide semiconductor films 103 and 112 illustrated in FIGS. 12A and 12B can be used as appropriate as the oxide semiconductor film 123.

The insulating films 106 and 117 illustrated in FIGS. 12A and 12B can be used as appropriate as the insulating film 124.

Since the conductive films 125 and 126 and the conductive film 127 are formed at the same time, they are formed using the same materials and have the same stacked-layer structures.

The conductive films 114 and 116, the conductive film 118, the conductive films 104 and 105, the conductive film 102, and the conductive film 107 illustrated in FIGS. 12A and 12B can be used as appropriate as the conductive films 125 and 126 and the conductive film 127.

The insulating film 128 can be formed with a single layer or a stack using one or more of an oxide insulating film and a nitride insulating film. Note that an oxide insulating film is preferably used as at least a region of the insulating film 128 that is in contact with the oxide semiconductor film 123, in order to improve characteristics of the interface with the oxide semiconductor film 123. An oxide insulating film that releases oxygen by being heated is preferably used as the insulating film 128, in which case oxygen contained in the insulating film 128 can be moved to the oxide semiconductor film 123 by heat treatment.

The insulating film 128 can be formed with a single layer or a stack using, for example, one or more of silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, aluminum oxide, hafnium oxide, gallium oxide, a Ga—Zn oxide, and the like.

It is preferable that the insulating film 129 be a film functioning as a barrier film against hydrogen, water, or the like from the outside. The insulating film 129 can be formed with a single layer or a stack using, for example, one or more of silicon nitride, silicon nitride oxide, aluminum oxide, and the like.

The thicknesses of the insulating films 128 and 129 each can be greater than or equal to 30 nm and less than or equal to 500 nm, or greater than or equal to 100 nm and less than or equal to 400 nm.

Note that in a manner similar to that of the transistor 100B illustrated in FIGS. 12A and 12B, the driving transistor 100F can have a dual-gate structure in which a conductive film is provided below the insulating film 122 so as to overlap with the oxide semiconductor film 123.

<Structure Example 5 of Transistor>

Next, another structure of the transistor included in the display device is described with reference to FIGS. 19A to 19C and FIGS. 20A and 20B.

FIGS. 19A to 19C are a top view and cross-sectional views of a transistor 100G included in the display device. FIG. 19A is a top view of the transistor 100G, FIG. 19B is a cross-sectional view taken along dashed-dotted line Y3-Y4 in FIG. 19A, and FIG. 19C is a cross-sectional view taken along dashed-dotted line X3-X4 in FIG. 19A.

The transistor 100G illustrated in FIGS. 19A to 19C includes an oxide semiconductor film 133 over an insulating film 132 formed over a substrate 131, an insulating film 134 in contact with the oxide semiconductor film 133, a conductive film 137 overlapping with the oxide semiconductor film 133 with the insulating film 134 provided therebetween, an insulating film 139 in contact with the oxide semiconductor film 133, an insulating film 138 formed over the insulating film 139, a conductive film 135 in contact with the oxide semiconductor film 133 in an opening 140 a formed in the insulating films 138 and 139, and a conductive film 136 in contact with the oxide semiconductor film 133 in an opening 140 b formed in the insulating films 138 and 139.

The conductive film 137 of the transistor 100G functions as a gate electrode. The conductive films 135 and 136 function as a source electrode and a drain electrode.

Regions of the oxide semiconductor film 133 not overlapping with the conductive films 135 and 136 and the conductive film 137 each include an element which forms an oxygen vacancy. An element which forms oxygen vacancy is described below as an impurity element. Typical examples of an impurity element are hydrogen, boron, carbon, nitrogen, fluorine, aluminum, silicon, phosphorus, chlorine, a rare gas element, and the like. Typical examples of a rare gas element are helium, neon, argon, krypton, and xenon.

When the impurity element is added to the oxide semiconductor film, a bond between a metal element and oxygen in the oxide semiconductor film is cut, whereby an oxygen vacancy is formed. When the impurity element is added to the oxide semiconductor film, oxygen bonded to a metal element in the oxide semiconductor film is bonded to the impurity element, whereby oxygen is detached from the metal element and accordingly an oxygen vacancy is formed. As a result, the oxide semiconductor film has a higher carrier density and thus the conductivity thereof becomes higher.

Here, FIG. 20A is a partial enlarged view of the oxide semiconductor film 133. As illustrated in FIG. 20A, the oxide semiconductor film 133 includes a region 133 b in contact with the conductive films 135 and 136 or the insulating film 138 and a region 133 d in contact with the insulating film 134. Note that in the case where the conductive film 137 has a tapered side surface, the oxide semiconductor film 133 may include a region 133 c overlapping with a tapered portion of the conductive film 137.

The region 133 b functions as a low-resistance region. The region 133 b contains at least a rare gas and hydrogen as impurity elements. Note that in the case where the conductive film 137 has a tapered side surface, the impurity element is added to the region 133 c through the tapered portion of the conductive film 137; therefore, the region 133 c contains the impurity element, though the concentration of the rare gas element which is an example of the impurity element of the region 133 c is lower than that in the region 133 b. With the regions 133 c, source-drain breakdown voltage of the transistor can be increased.

In the case where the oxide semiconductor film 133 is formed by a sputtering method, the regions 133 b to 133 d each contain the rare gas element, and the concentrations of the rare gas elements in the regions 133 b and 133 c are higher than those in the region 133 d. The reasons are as follows: in the case where the oxide semiconductor film 133 is formed by a sputtering method, a rare gas is used as a sputtering gas, so that the oxide semiconductor film 133 contains the rare gas; and a rare gas is intentionally added to the regions 133 b and 133 c in order to form oxygen vacancies in the regions 133 b and 133 c. Note that a rare gas element different from that in the region 133 d may be added to the regions 133 b and 133 c.

Since the region 133 b is in contact with the insulating film 138, the concentration of hydrogen in the region 133 b is higher than that in the region 133 d. In addition, in the case where hydrogen is diffused from the region 133 b to the region 133 c, the concentration of hydrogen in the region 133 c is higher than that in the region 133 d. However, the concentration of hydrogen in the region 133 b is higher than that in the region 133 c.

In the regions 133 b and 133 c, the concentrations of hydrogen measured by secondary ion mass spectrometry (SIMS) can be greater than or equal to 8×10¹⁹ atoms/cm³, greater than or equal to 1×10²⁰ atoms/cm³, or greater than or equal to 5×10²⁰ atoms/cm³. Note that the concentration of hydrogen in the region 133 d which is measured by secondary ion mass spectrometry can be less than or equal to 5×10¹⁹ atoms/cm³, less than or equal to 1×10¹⁹ atoms/cm³, less than or equal to 5×10¹⁸ atoms/cm³, less than or equal to 1×10¹⁸ atoms/cm³, less than or equal to 5×10¹⁷ atoms/cm³, or less than or equal to 1×10¹⁶ atoms/cm³.

In the case where boron, carbon, nitrogen, fluorine, aluminum, silicon, phosphorus, or chlorine is added to the oxide semiconductor film 133 as an impurity element, only the regions 133 b and 133 c contain the impurity element. Therefore, the concentrations of the impurity element in the regions 133 b and 133 c are higher than that in the region 133 d. Note that the concentrations of the impurity element in the regions 133 b and 133 c which are measured by secondary ion mass spectrometry can be greater than or equal to 1×10¹⁸ atoms/cm³ and less than or equal to 1×10²² atoms/cm³, greater than or equal to 1×10¹⁹ atoms/cm³ and less than or equal to 1×10²¹ atoms/cm³, or greater than or equal to 5×10¹⁹ atoms/cm³ and less than or equal to 5×10²⁰ atoms/cm³.

The regions 133 b and 133 c have higher concentrations of hydrogen and larger amounts of oxygen vacancies due to addition of the rare gas element than the region 133 d. Therefore, the regions 133 b and 133 c have higher conductivity and function as low-resistance regions. The resistivity of the regions 133 b and 133 c can be typically greater than or equal to 1×10⁻³ Ωcm and less than 1×10⁴ Ωcm, or greater than or equal to 1×10⁻³ Ωcm and less than 1×10⁻¹ Ωcm.

Note that when the amount of hydrogen in each of the regions 133 b and 133 c is the same as or smaller than the amount of oxygen vacancies therein, hydrogen is easily captured by oxygen vacancies and is less likely to be diffused to the region 133 d serving as a channel. As a result, a transistor having normally-off characteristics can be obtained.

The region 133 d functions as a channel.

In addition, after the impurity element is added to the oxide semiconductor film 133 using the conductive film 137 as a mask, the area of the conductive film 137 when seen from the above may be reduced. A slimming process is performed on a mask over the conductive film 137 in a step of forming the conductive film 137 to obtain a mask with a minuter structure. Then, the conductive film 137 and the insulating film 134 are etched using the mask, so that a conductive film 137 a and an insulating film 134 a illustrated in FIG. 20B can be formed. As the slimming process, an ashing process using an oxygen radical or the like can be employed, for example.

As a result, an offset region 133 e is formed between the region 133 c and the region 133 d serving as a channel in the oxide semiconductor film 133. Note that the length of the offset region 133 e in the channel length direction is set to be less than 0.1 μm, whereby a decrease in the on-state current of the transistor can be suppressed.

The substrate 101 illustrated in FIGS. 12A and 12B can be used as appropriate as the substrate 131 illustrated in FIGS. 19A to 19C.

The insulating film 111 illustrated in FIGS. 12A and 12B can be used as appropriate as the insulating film 132 illustrated in FIGS. 19A to 19C.

The oxide semiconductor films 103 and 112 illustrated in FIGS. 12A and 12B can be used as appropriate as the oxide semiconductor film 133 illustrated in FIGS. 19A to 19C.

The insulating films 106 and 117 illustrated in FIGS. 12A and 12B can be used as appropriate as the insulating film 134 illustrated in FIGS. 19A to 19C.

The conductive films 114 and 116, the conductive film 118, the conductive films 104 and 105, the conductive film 102, and the conductive film 107 illustrated in FIGS. 12A and 12B can be used as appropriate as the conductive films 135 and 136 and the conductive film 137 illustrated in FIGS. 19A to 19C.

The thicknesses of the conductive film 137 and the insulating film 138 each can be greater than or equal to 30 nm and less than or equal to 500 nm, or greater than or equal to 100 nm and less than or equal to 400 nm

In the transistor 100G, the conductive film 137 does not overlap with the conductive films 135 and 136, and parasitic capacitance formed between the conductive film 137 and each of the conductive films 135 and 136 can be reduced. As a result, in the case where a large-sized substrate is used as the substrate 131, signal delays in the conductive films 135 and 136 and the conductive film 137 can be reduced.

In addition, in the transistor 100G, the impurity element is added to the oxide semiconductor film 133 using the conductive film 137 as a mask. That is, the low-resistance region can be formed in a self-aligned manner.

Note that in a manner similar to that of the transistor 100B illustrated in FIGS. 12A and 12B, the transistor 100G can have a dual-gate structure in which a conductive film is provided below the insulating film 132 so as to overlap with the oxide semiconductor film 133.

The structure described above in this embodiment can be combined as appropriate with any of the structures described in the other embodiments.

Embodiment 3

An example of a cross-sectional view of a display pixel of a display device will be described in this embodiment. FIG. 22 illustrates cross-sectional structures of the selection transistor 22, the capacitor 23, and the light-emitting element 29 of the display pixel 21.

Specifically, the display device illustrated in FIG. 22 includes an insulating film 216 over a substrate 200, and the selection transistor 22 and the capacitor 23 over the insulating film 216. The selection transistor 22 includes a semiconductor film 204, an insulating film 215 over the semiconductor film 204, a conductive film 203 overlapping with the semiconductor film 204 with the insulating film 215 provided therebetween and functioning as a gate, a conductive film 205 which is in contact with the semiconductor film 204 and is provided in an opening formed in an insulating film 217 and an insulating film 218, and a conductive film 206 which is similarly in contact with the semiconductor film 204 and is provided in the opening formed in the insulating films 217 and 218. Note that the conductive films 205 and 206 function as a source and a drain of the selection transistor 22.

The capacitor 23 includes a semiconductor film 207 functioning as an electrode, the insulating film 215 over the semiconductor film 207, and a conductive film 210 overlapping with the semiconductor film 207 with the insulating film 215 provided therebetween and functioning as an electrode.

The insulating film 215 may be formed with a single layer or a stack of an insulating film containing one or more of aluminum oxide, aluminum oxynitride, magnesium oxide, silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide, hafnium oxide, and tantalum oxide. Note that in this specification, oxynitride contains more oxygen than nitrogen, and nitride oxide contains more nitrogen than oxygen.

In the case where an oxide semiconductor is used for the semiconductor film 204, it is preferable to use a material that can supply oxygen to the semiconductor film 204 for the insulating film 216. By using the material for the insulating film 216, oxygen contained in the insulating film 216 can be moved to the semiconductor film 204, and the amount of oxygen vacancy in the semiconductor film 204 can be reduced. Oxygen contained in the insulating film 216 can be moved to the semiconductor film 204 efficiently by heat treatment performed after the semiconductor film 204 is formed.

The insulating film 217 is provided over the semiconductor film 204 and the conductive films 203 and 210; the insulating film 218 is provided over the insulating film 217; and the conductive films 205 and 206, a conductive film 209, and an insulating film 219 are provided over the insulating film 218. Conductive films 201 and 212 are provided over the insulating film 219, the conductive film 201 is connected to the conductive film 205 in an opening formed in the insulating film 219, and the conductive film 212 is connected to the conductive film 209 in the opening formed in the insulating film 219.

In the case where an oxide semiconductor is used for the semiconductor film 204, the insulating film 217 preferably has a function of blocking oxygen, hydrogen, water, an alkali metal, an alkaline earth metal, and the like. It is possible to prevent outward diffusion of oxygen from the semiconductor film 204 and entry of hydrogen, water, or the like into the semiconductor film 204 from the outside by providing the insulating film 217. The insulating film 217 can be formed using a nitride insulating film, for example. As the nitride insulating film, a silicon nitride film, a silicon nitride oxide film, an aluminum nitride film, an aluminum nitride oxide film, and the like can be given. Note that instead of the nitride insulating film having a blocking effect against oxygen, hydrogen, water, an alkali metal, an alkaline earth metal, and the like, an oxide insulating film having a blocking effect against oxygen, hydrogen, water, and the like may be provided. As the oxide insulating film having a blocking effect against oxygen, hydrogen, water, and the like, an aluminum oxide film, an aluminum oxynitride film, a gallium oxide film, a gallium oxynitride film, an yttrium oxide film, an yttrium oxynitride film, a hafnium oxide film, a hafnium oxynitride film, and the like can be given.

An insulating film 220 and a conductive film 213 are provided over the insulating film 219 and the conductive films 201 and 212, and the conductive film 213 is connected to the conductive film 212 in an opening formed in the insulating film 220.

An insulating film 225 is provided over the insulating film 220 and the conductive film 213. The insulating film 225 has an opening in a region overlapping with the conductive film 213. Over the insulating film 225, an insulating film 226 is provided in a region different from the opening of the insulating film 225. An EL layer 227 and a conductive film 228 are sequentially stacked over the insulating films 225 and 226. A portion in which the conductive films 213 and 228 overlap with each other with the EL layer 227 provided therebetween functions as the light-emitting element 29. One of the conductive films 213 and 228 functions as the anode, and the other functions as the cathode.

The display device includes a substrate 230 that faces the substrate 200 with the light-emitting element 29 provided therebetween. A blocking film 231 having a function of blocking light is provided under the substrate 230, i.e., a surface of the substrate 230 that is closer to the light-emitting element 29 is provided with the blocking film 231. The blocking film 231 has an opening in a region overlapping with the light-emitting element 29. In the opening overlapping with the light-emitting element 29, a coloring layer 232 that transmits visible light in a specific wavelength range is provided under the substrate 230.

Note that the insulating film 226 is provided to adjust the distance between the light-emitting element 29 and the substrate 230 and may be omitted in some cases.

Although the top-emission structure is employed in this embodiment in which light of the light-emitting element 29 is extracted from the side opposite to the light-emitting element substrate, a bottom-emission structure in which light of the light-emitting element 29 is extracted from the light-emitting element substrate side or a dual-emission structure in which light of the light-emitting element 29 is extracted from both the light-emitting element substrate side and the side opposite to the light-emitting element substrate can also be applied to embodiments.

The structure described above in this embodiment can be combined as appropriate with any of the structures described in the other embodiments.

Embodiment 4

In this embodiment, a display module and electronic devices that can be formed using a display device described in any of the above embodiments will be described.

<External View of Display Device>

FIG. 23 is a perspective view illustrating an example of an external view of a display device. The display device illustrated in FIG. 23 includes a panel 251; a circuit board 252 including a controller, a power supply circuit, an image processing circuit, an image memory, a CPU, and the like; and a connection portion 253. The panel 251 includes a pixel portion 254 including a plurality of pixels, a driver circuit 255 that selects pixels row by row, and a driver circuit 256 that controls input of an image signal IMG to the pixels in a selected row.

A variety of signals and power supply potentials are input from the circuit board 252 to the panel 251 through the connection portion 253. As the connection portion 253, a flexible printed circuit (FPC) or the like can be used. In the case where a COF tape is used as the connection portion 253, part of circuits in the circuit board 252 or part of the driver circuit 255 or the driver circuit 256 included in the panel 251 may be formed on a chip separately prepared, and the chip may be electrically connected to the COF tape by a chip-on-film (COF) method.

STRUCTURE EXAMPLE OF ELECTRONIC DEVICE

The display device described in any of the above embodiments can be used for display devices, notebook personal computers, or image reproducing devices provided with recording media (typically, devices which reproduce the content of recording media such as digital versatile discs (DVDs) and have displays for displaying the reproduced images). Other than the above, as an electronic device which can use the display device described in any of the above embodiments, cellular phones, portable game machines, portable information terminals, e-book readers, cameras such as video cameras and digital still cameras, goggle-type displays (head mounted displays), navigation systems, audio reproducing devices (e.g., car audio systems and digital audio players), copiers, facsimiles, printers, multifunction printers, automated teller machines (ATM), vending machines, and the like can be given. FIGS. 24A to 24F illustrate specific examples of these electronic devices.

FIG. 24A illustrates a display device, which includes a housing 301, a display portion 302, a supporting base 303, and the like. The display device described in any of the above embodiments can be used for the display portion 302. Note that the display device includes all devices for displaying information such as for a personal computer, for receiving TV broadcasting, and for displaying an advertisement.

FIG. 24B illustrates a portable information terminal, which includes a housing 311, a display portion 312, operation keys 313, and the like. The display device described in any of the above embodiments can be used for the display portion 312.

FIG. 24C illustrates a display device, which includes a housing 341, a display portion 342, and the like having a curved surface. When a flexible substrate is used for the display device described in any of the above embodiments, the display device can be used for the display portion 342 supported by the housing 341 having a curved surface. It is thus possible to provide a user-friendly display device that is flexible and lightweight.

FIG. 24D illustrates a portable game machine, which includes a housing 321, a housing 322, a display portion 323, a display portion 324, a microphone 325, a speaker 326, an operation key 327, a stylus 328, and the like. The display device described in any of the above embodiments can be used for the display portion 323 or the display portion 324. When the display device described in any of the above embodiments is used as the display portion 323 or 324, it is possible to provide a user-friendly portable game machine with quality that hardly deteriorates. Although the portable game machine in FIG. 24D has the two display portions 323 and 324, the number of display portions included in the portable game machine is not limited to two.

FIG. 24E illustrates an e-book reader, which includes a housing 331, a display portion 332, and the like. The display device described in any of the above embodiments can be used for the display portion 332. When a flexible substrate is used, the display device can have flexibility, so that it is possible to provide a flexible and lightweight e-book reader.

FIG. 24F illustrates a cellular phone, which includes a display portion 352, a microphone 357, a speaker 354, a camera 353, an external connection portion 356, and an operation button 355 in a housing 351. The display device described in any of the above embodiments can be used for the display portion 352. When the display device described in any of the above embodiments is provided over a flexible substrate, the display device can be used for the display portion 352 having a curved surface, as illustrated in FIG. 24F.

The structure described above in this embodiment can be combined as appropriate with any of the structures described in the other embodiments.

This application is based on Japanese Patent Application serial no. 2014-180765 filed with Japan Patent Office on Sep. 5, 2014, the entire contents of which are hereby incorporated by reference. 

What is claimed is:
 1. A measurement method comprising the steps of: in a device which includes components arranged in a matrix with N rows (N is an integer greater than or equal to 2) and a wiring, where each component can supply a current to the wiring through a corresponding one of electrical elements included in the components, and where the directions of the current can be changed, individually setting the directions of the currents in N components capable of supplying current to the wiring and measuring the current flowing through the wiring N times, and obtaining the amount of current supplied to the wiring by each of the components by calculating the amount of current flowing through electrical elements based on current I [1] to current I [N] obtained by the N measurements and combinations of the directions of current of the components in the N measurements, wherein combinations of the directions of the current in the N components differ from one another in the respective N measurements, and wherein the amount of current flowing through each of the electrical elements is calculated using polynomials of the current I [1] to the current I [N].
 2. The measurement method according to claim 1, wherein the device is a display device or a photodetector device.
 3. The measurement method according to claim 1, wherein one of the components comprises: a transistor and a capacitor, wherein one of a source and a drain of the transistor is connected to a first node through a first switch and to the wiring through a second switch, wherein the other one of the source and the drain of the transistor is connected to a second node through a third switch, and to the wiring through a fourth switch, and wherein a gate of the transistor is connected to one of the source and the drain via the capacitor.
 4. The measurement method according to claim 3, wherein the first switch and the fourth switch are operated in conjunction, and wherein the second switch and the third switch are operated in conjunction.
 5. A driving method of a matrix device wherein input data or output data is corrected based on a current value of a component which is measured by the measurement method according to claim
 1. 6. A measurement method comprising the steps of: in a device which includes components arranged in a matrix with N rows and M columns (N and M are each an integer greater than or equal to 2) and M wirings, where each component can supply current to a corresponding one of the wirings through a corresponding one of electrical elements included in the components, and where the directions of the currents can be changed, measuring the current flowing through the wirings, wherein the direction of the current in the component in a k-th row and an m-th column (k is an integer greater than or equal to 1 and less than or equal to N and m is an integer greater than or equal to 1 and less than or equal to M) in an n-th time (n is an integer greater than or equal to 1 and less than or equal to N) measurement is set to α[k]_(n) (α[k]_(n) is 1 or −1, where one of the direction in which current flows from the component to a corresponding one of the wirings and the direction in which current flows from the corresponding one of the wirings to the component is defined as 1, and the other is defined as −1), and wherein a value of current which can be supplied to the wiring by the component in the k-th row and the m-th column is determined based on an N×M matrix value at the k-th row and the m-th column of the N×M matrix which is obtained by a product of an inverse matrix of a square matrix A with N rows (note that in the square matrix A with N rows, the direction of the current in the component in an n-th row and a k-th column is α[k]_(n)) and an N×M matrix I in which the current in the component in an n-th row and an m-th column (m is an integer greater than or equal to 1 and less than or equal to M) is I[n, m] when current flowing through the wiring in the m-th column which is obtained by measurement is I[n, m].
 7. The measurement method according to claim 6, wherein the device is a display device or a photodetector device.
 8. The measurement method according to claim 6, wherein one of the components comprises: a transistor and a capacitor, wherein one of a source and a drain of the transistor is connected to a first node through a first switch and to a corresponding one of the wirings through a second switch, wherein the other one of the source and the drain of the transistor is connected to a second node through a third switch, and to the corresponding one of the wirings through a fourth switch, and wherein a gate of the transistor is connected to one of the source and the drain via the capacitor.
 9. The measurement method according to claim 8, wherein the first switch and the fourth switch are operated in conjunction, and wherein the second switch and the third switch are operated in conjunction.
 10. A driving method of a matrix device wherein input data or output data is corrected based on a current value of a component which is measured by the measurement method according to claim
 6. 11. The measurement method according to claim 6, wherein elements in the inverse matrix of the square matrix A with N rows are not zero.
 12. The measurement method according to claim 6, wherein the elements in the inverse matrix of the square matrix A with N rows have a same amplitude.
 13. The measurement method according to claim 12, wherein N is a multiple of 4 and the sum of elements in an arbitrary row of the square matrix A with N rows is 2 or −2.
 14. The measurement method according to claim 6, wherein the square matrix A with N rows is a Hadamard matrix.
 15. The measurement method according to claim 6, wherein the square matrix A with N rows is a circulant matrix. 